

# ARM Reference

## 1. Data Processing and Branching Instructions

Instruction	Meaning
<code>and{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn \ \&\& \ op2$
<code>eor{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn \oplus op2$
<code>sub{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn - op2$
<code>rsb{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow op2 - Rn$
<code>add{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn + op2$
<code>adc{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn + op2 + C$
<code>sbc{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn - op2 + (C - 1)$
<code>rsc{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow op2 - Rn + (C - 1)$
<code>tst{cond} Rn, op2</code>	$Rn \ \& \ op2$ $PSR \leftarrow \text{Flags} (Rn \ \& \ op2)$
<code>teq{cond} Rn, op2</code>	$Rn \oplus op2$ $PSR \leftarrow \text{Flags} (Rn \oplus op2)$
<code>cmp{cond} Rn, op2</code>	$Rn - op2$ $PSR \leftarrow \text{Flags} (Rn - op2)$
<code>cmn{cond} Rn, op2</code>	$op2 - Rn$ $PSR \leftarrow \text{Flags} (op2 - Rn)$
<code>orr{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn \parallel op2$
<code>mov{cond}{s} Rd, op2</code>	$Rd \leftarrow op2$
<code>bic{cond}{s} Rd, Rn, op2</code>	$Rd \leftarrow Rn \ \&\& \ \sim op2$
<code>mvn{cond}{s} Rd, op2</code>	$Rd \leftarrow \sim op2$
<code>mul{cond}{s} Rd, Rm, Rs{cond}{s}</code>	$Rd \leftarrow Rm \times Rs$
<code>umull{cond}{s} Rdhi, Rdlow, Rm, Rs</code>	$Rdhi:Rdlow \leftarrow \text{unsigned}(Rm \times Rs)$
<code>smull{cond}{s} Rdhi, Rdlow, Rm, Rs</code>	$Rdhi:Rdlow \leftarrow \text{signed}(Rm \times Rs)$
<code>udiv{cond} Rdhi, Rdlow, Rm, Rs</code>	$Rd \leftarrow \text{unsigned}(Rn \div Rm)$
<code>sdiv{cond} Rdhi, Rdlow, Rm, Rs</code>	$Rd \leftarrow \text{signed}(Rn \div Rm)$
<code>b{cond} label</code>	$PC \leftarrow PC + 8 + 4 \times \text{Imm}$
<code>bl{cond} label</code>	$PC \leftarrow PC + 8 + 4 \times \text{Imm}$ $LR \leftarrow PC + 4$
<code>bx{cond} Rm</code>	$PC \leftarrow Rm$
<code>blx{cond} Rm</code>	$PC \leftarrow Rm$ $LR \leftarrow PC + 4$

## 2. Memory-Centric Instructions

Instruction	Meaning
<code>ldr{cond} Rt, =label</code>	$Rt \leftarrow PC + (4 \times Imm)$
<code>ldr{b}{cond} Rt, [Rn]</code>	$Rt \leftarrow MEM[Rn]$
<code>ldr{b}{cond} Rt, [Rn, {-}Rm {, shift}]</code>	$Rt \leftarrow MEM[Rn \pm shift(Rm)]$
<code>ldr{b}{cond} Rt, [Rn, {-}Rm {, shift}]!</code>	$Rn \leftarrow Rn \pm shift(Rm)$ then $Rt \leftarrow MEM[Rn]$
<code>ldr{b}{cond} Rt, [Rn], {-}Rm {, shift}</code>	$Rt \leftarrow MEM[Rn]$ then $Rn \leftarrow Rn \pm shift(Rm)$
<code>ldr{b}{cond} Rt, [Rn, #offset]</code>	$Rt \leftarrow MEM[Rn + offset]$
<code>ldr{b}{cond} Rt, [Rn, #offset]!</code>	$Rn \leftarrow Rn + offset$ then $Rt \leftarrow MEM[Rn]$
<code>ldr{b}{cond} Rt, [Rn], #offset</code>	$Rt \leftarrow MEM[Rn]$ then $Rn \leftarrow Rn + offset$
<code>str{b}{cond} Rt, [Rn]</code>	$Rt \leftarrow MEM[Rn]$
<code>str{b}{cond} Rt, [Rn, {-}Rm {, shift}]</code>	$MEM[Rn \pm shift(Rm)] \leftarrow Rt$
<code>str{b}{cond} Rt, [Rn, {-}Rm {, shift}]!</code>	$Rn \leftarrow Rn \pm shift(Rm)$ then $MEM[Rn] \leftarrow Rt$
<code>str{b}{cond} Rt, [Rn], {-}Rm {, shift}</code>	$MEM[Rn] \leftarrow Rt$ then $Rn \leftarrow Rn \pm shift(Rm)$
<code>str{b}{cond} Rt, [Rn, #offset]</code>	$MEM[Rn + offset] \leftarrow Rt$
<code>str{b}{cond} Rt, [Rn, #offset]!</code>	$Rn \leftarrow Rn + offset$ then $MEM[Rn] \leftarrow Rt$
<code>str{b}{cond} Rt, [Rn], #offset</code>	$MEM[Rn] \leftarrow Rt$ then $Rn \leftarrow Rn + offset$
<code>ldm Rn {!}, {Reglist}</code>	Use $Rn$ as base addr. for memory to load registers, memory address increments by 4 after each read
<code>ldmib Rn {!}, {Reglist}</code>	Use $Rn + 4$ as base addr. for memory to load registers, memory address increments by 4 after each read
<code>ldmdb Rn {!}, {Reglist}</code>	Use $Rn$ as base addr. for memory to load registers, memory address decrements by 4 before each read
<code>ldmda Rn {!}, {Reglist}</code>	Use $Rn$ as base addr. for memory to load registers, memory address decrements by 4 before after read
<code>str Rn {!}, {Reglist}</code>	Use $Rn$ as base addr. for memory to store registers, memory address increments by 4 after each write
<code>strib Rn {!}, {Reglist}</code>	Use $Rn + 4$ as base addr. for memory to store registers, memory address increments by 4 after each write
<code>strdb Rn {!}, {Reglist}</code>	Use $Rn$ as base addr. for memory to store registers, memory address decrements by 4 before each write
<code>strda Rn {!}, {Reglist}</code>	Use $Rn$ as base addr. for memory to store registers, memory address decrements by 4 before after write
<code>push {Reglist}</code>	Push registers in list to stack
<code>pop {Reglist}</code>	Pop registers in list from stack

### 3. Parameters for Instructions

Any parameter enclosed in {} except **Reglist** is optional and can be omitted.

- **{cond}**

This parameter is for conditional execution. If left out, the instruction will always execute. The following condition codes are available:

Condition Code	Meaning	Flags
EQ	Equal	Z == 1
NE	Not equal	Z == 0
CS	Carry set	C == 1
CC	Carry clear	C == 0
MI	Negative	N == 1
PL	Positive	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0
HI	Unsigned greater than	C == 1 && Z == 0
LS	Unsigned less than or equal	C == 0    Z == 1
GE	Signed greater than or equal	N == V
LT	Signed less than	N ≠ V
GT	Signed greater than	Z == 0 && N == V
LE	Signed less than or equal	Z == 1    N ≠ V

- **{s}**

This parameter updates the status flags to reflect the result of the operation. If left out, the status flags do not change.

- **op2**

This parameter is the flexible operand and may be either an additional register (**Rm**) or an immediate value.

- a . Register

When using a register for **op2**, an additional modifier may be specified to shift the register. The syntax is **Rm type Rs/#imm** where the type can be **ASR** (arithmetic shift right), **LSL** (logical shift left), **LSR** (logical shift right), **ROR** (rotate right) or **RRX** (rotate right extended with carry). Either the least significant byte of a register **Rs** or an immediate value from 0 to 31 can be used to specify the number of shifts.

- b . Immediate

When using an immediate value for **op2**, the value must be unsigned. It can range from 0 to 255 or any unsigned 32-bit number that can be expressed by shifting an 8-bit number left.

- **{!}**

This operand will cause the base address register of a memory operation to be updated with the final resulting effective address of the instruction.

- **{shift}**

This operand is used in memory instructions and can shift left the register **Rm** 0 to 31 times.

- **#offset**

This operand is used in memory instructions and provides an offset of  $\pm 4095$ .

- **{b}**

This operand is used in memory instructions to designate that a byte is being loaded or stored. If a byte is being loaded from memory, the target register has only the least significant byte overwritten with the value from memory.

#### 4. Register Names

Registers	Names	Use
R0	A1	Argument/result/scratch reg. 1
R1	A2	Argument/result/scratch reg. 2
R2	A3	Argument/result/scratch reg. 3
R3	A4	Argument/result/scratch reg. 4
R4	V1	Variable reg. 1
R5	V2	Variable reg. 2
R6	V3	Variable reg. 3
R7	V4	Variable reg. 4
R8	V5	Variable reg. 5
R9	V6	Variable reg. 6
R10	V7	Variable reg. 7
R11	V8	Variable reg. 8
R12	IP	Intra-procedural-call scratch reg.
R13	SP	Stack pointer
R14	LR	Link reg.
R15	PC	Program counter