ARM Reference

1. Data Processing and Branching Instructions

| Instruction | Meaning |
|---|--|
| $and{cond}{s}$ Rd, Rn, op2 | $Rd \leftarrow Rn \&\& op2$ |
| $eor{cond}{s}$ Rd, Rn, op2 | $\mathtt{Rd} \leftarrow \mathtt{Rn} \oplus \mathtt{op2}$ |
| $sub\{cond\}\{s\}$ Rd, Rn, op2 | $Rd \leftarrow Rn - op2$ |
| $rsb{cond}{s}$ Rd, Rn, op2 | $Rd \leftarrow op2 - Rn$ |
| $add\{cond\}\{s\}$ Rd, Rn, op2 | $Rd \leftarrow Rn + op2$ |
| $adc{cond}{s}$ Rd, Rn, op2 | $\texttt{Rd} \leftarrow \texttt{Rn} + \texttt{op2} + \texttt{C}$ |
| $sbc{cond}{s}$ Rd, Rn, op2 | $Rd \leftarrow Rn - op2 + (C - 1)$ |
| $rsc{cond}{s}$ Rd, Rn, op2 | $Rd \leftarrow op2 - Rn + (C - 1)$ |
| tst{cond} Rn, op2 | Rn & op2 |
| tst cond in, opz | $\texttt{PSR} \leftarrow \texttt{Flags} \; (\texttt{Rn \& op2})$ |
| teq{cond} Rn, op2 | Rn ⊕ op2 |
| teq(cond) im, opz | $PSR \leftarrow Flags (Rn \oplus op2)$ |
| cmp{cond} Rn, op2 | Rn - op2 |
| omp(cona) ian, opz | $PSR \leftarrow Flags (Rn - op2)$ |
| cmn{cond} Rn, op2 | op2 - Rn |
| - | PSR ← Flags (op2 - Rn) |
| $orr{cond}{s}$ Rd, Rn, op2 | $ m Rd \leftarrow Rn \parallel op2$ |
| $mov{cond}{s}$ Rd, op2 | Rd ← op2 |
| $bic{cond}{s}$ Rd, Rn, op2 | $Rd \leftarrow Rn \&\& \sim op2$ |
| $mvn{cond}{s}$ Rd, op2 | \mid Rd \leftarrow \sim op2 |
| <pre>mul{cond}{s} Rd, Rm, Rs{cond}{s}</pre> | $\texttt{Rd} \leftarrow \texttt{Rm} \times \texttt{Rs}$ |
| umull{cond}{s} Rdhi, Rdlow, Rm, Rs | $\texttt{Rdhi:Rdlow} \leftarrow \texttt{unsigned}(\texttt{Rm} \times \texttt{Rs})$ |
| smull{cond}{s} Rdhi, Rdlow, Rm, Rs | Rdhi:Rdlow ← signed(Rm × Rs) |
| udiv{cond} Rdhi, Rdlow, Rm, Rs | $Rd \leftarrow unsigned(Rn \div Rm)$ |
| sdiv(cond) Rdhi, Rdlow, Rm, Rs | $\texttt{Rd} \leftarrow \texttt{signed}(\texttt{Rn} \div \texttt{Rm})$ |
| b{cond} label | PC ← PC + 8 + 4 × Imm |
| | $PC \leftarrow PC + 8 + 4 \times Imm$ |
| bl{cond} label | $LR \leftarrow PC + 4$ |
| $bx\{cond\}$ Rm | PC ← Rm |
| blx{cond} Rm | $\mathtt{PC} \leftarrow \mathtt{Rm}$ |
| orr (cond) im | $LR \leftarrow PC + 4$ |

2. Memory-Centric Instructions

| Instruction | Meaning |
|---|---|
| <pre>ldr{cond} Rt, =label ldr{b}{cond} Rt, [Rn] ldr{b}{cond} Rt, [Rn, {-}Rm {, shift}] ldr{b}{cond} Rt, [Rn, {-}Rm {, shift}]!</pre> | $ \begin{array}{l} \texttt{Rt} \leftarrow \texttt{PC} + (\texttt{4} \times \texttt{Imm}) \\ \texttt{Rt} \leftarrow \texttt{MEM}[\texttt{Rn}] \\ \texttt{Rt} \leftarrow \texttt{MEM}[\texttt{Rn} \pm \texttt{shift}(\texttt{Rm})] \\ \texttt{Rn} \leftarrow \texttt{Rn} \pm \texttt{shift}(\texttt{Rm}) \ \texttt{then} \\ \texttt{Rt} \leftarrow \texttt{MEM}[\texttt{Rn}] \\ \end{array} $ |
| <pre>ldr{b}{cond} Rt, [Rn], {-}Rm {, shift} ldr{b}{cond} Rt, [Rn, #offset] ldr{b}{cond} Rt, [Rn, #offset]! ldr{b}{cond} Rt, [Rn], #offset</pre> | $Rt \leftarrow \texttt{MEM}[Rn]$ $Rt \leftarrow \texttt{MEM}[Rn] \text{ then}$ $Rn \leftarrow \texttt{Rn} \pm \texttt{shift}(\texttt{Rm})$ $Rt \leftarrow \texttt{MEM}[Rn + \texttt{offset}]$ $Rn \leftarrow \texttt{Rn} + \texttt{offset} \text{ then}$ $Rt \leftarrow \texttt{MEM}[Rn]$ $Rt \leftarrow \texttt{MEM}[Rn] \text{ then}$ $Rn \leftarrow \texttt{Rn} + \texttt{offset}$ |
| <pre>str{b}{cond} Rt, [Rn] str{b}{cond} Rt, [Rn, {-}Rm {, shift}] str{b}{cond} Rt, [Rn, {-}Rm {, shift}]! str{b}{cond} Rt, [Rn], {-}Rm {, shift}]! str{b}{cond} Rt, [Rn], {-}Rm {, shift} str{b}{cond} Rt, [Rn, #offset] str{b}{cond} Rt, [Rn, #offset]! str{b}{cond} Rt, [Rn], #offset</pre> | $\begin{array}{l} \mathtt{Rh} \leftarrow \mathtt{Rh} + \mathtt{Offset} \\ \\ \mathtt{Rt} \leftarrow \mathtt{MEM}[\mathtt{Rn}] \\ \\ \mathtt{MEM}[\mathtt{Rn} \pm \mathtt{shift}(\mathtt{Rm})] \leftarrow \mathtt{Rt} \\ \\ \mathtt{Rn} \leftarrow \mathtt{Rn} \pm \mathtt{shift}(\mathtt{Rm}) \ \mathrm{then} \\ \\ \mathtt{MEM}[\mathtt{Rn}] \leftarrow \mathtt{Rt} \\ \\ \mathtt{MEM}[\mathtt{Rn}] \leftarrow \mathtt{Rt} \ \mathrm{then} \\ \\ \mathtt{Rn} \leftarrow \mathtt{Rn} \pm \mathtt{shift}(\mathtt{Rm}) \\ \\ \mathtt{MEM}[\mathtt{Rn} + \mathtt{offset}] \leftarrow \mathtt{Rt} \\ \\ \mathtt{Rn} \leftarrow \mathtt{Rn} + \mathtt{offset} \ \mathrm{then} \\ \\ \mathtt{MEM}[\mathtt{Rn}] \leftarrow \mathtt{Rt} \\ \\ \mathtt{MEM}[\mathtt{Rn}] \leftarrow \mathtt{Rt} \\ \\ \mathtt{MEM}[\mathtt{Rn}] \leftarrow \mathtt{Rt} \ \mathrm{then} \\ \\ \mathtt{Rn} \leftarrow \mathtt{Rn} + \mathtt{offset} \end{array}$ |
| <pre>ldm Rn {!}, {Reglist} ldmib Rn {!}, {Reglist} ldmdb Rn {!}, {Reglist} ldmda Rn {!}, {Reglist}</pre> | Use Rn as base addr. for memory to load registers, memory address increments by 4 after each read Use Rn + 4 as base addr. for memory to load registers, memory address increments by 4 after each read Use Rn as base addr. for memory to load registers, memory address decrements by 4 before each read Use Rn as base addr. for memory to load registers, memory address decrements by 4 before after read |
| <pre>str Rn {!}, {Reglist} strib Rn {!}, {Reglist} strdb Rn {!}, {Reglist} strda Rn {!}, {Reglist}</pre> | Use Rn as base addr. for memory to store registers, memory address increments by 4 after each write Use Rn + 4 as base addr. for memory to store registers, memory address increments by 4 after each write Use Rn as base addr. for memory to store registers, memory address decrements by 4 before each write Use Rn as base addr. for memory to store registers, memory address decrements by 4 before after write where the treat is the treat of the treat is the treat of the treat is the |
| <pre>push {Reglist} pop {Reglist}</pre> | Push registers in list to stack Pop registers in list from stack |

3. Parameters for Instructions

Any parameter enclosed in {} except Reglist is optional and can be ommitted.

• {cond}

This parameter is for conditional execution. If left out, the instruction will always execute. The following condition codes are available:

| Condition Code | Meaning | Flags | |
|----------------|---------------------------------------|-----------------------------|--|
| EQ | Equal | Z == 1 | |
| NE | Not equal | Z == 0 | |
| CS | Carry set | C == 1 | |
| CC | Carry clear | C == 0 | |
| MI | Negative | N == 1 | |
| PL | Positive | N == O | |
| VS | Overflow | V == 1 | |
| VC | No overflow | V == 0 | |
| HI | Unsigned greater than | C == 1 && Z == 0 | |
| LS | Unsigned less than or equal | C == 0 Z == 1 | |
| GE | Signed greater than or equal N == V | | |
| LT | Signed less than | $N \neq V$ | |
| GT | Signed greater than | Z == 0 && N == V | |
| LE | Signed less than or equal | $Z == 1 \parallel N \neq V$ | |

• {s}

This parameter updates the status flags to reflect the result of the operation. If left out, the status flags do not change.

• op2

This parameter is the flexible operand and may be either an additional register (Rm) or an immediate value.

a . Register

When using a register for op2, an additional modifier may be specified to shift the register. The syntax is Rm type Rs/#imm where the type can be ASR (arithmetic shift right), LSL (logical shift left), LSR (logical shift right), ROR (rotate right) or RRX (rotate right extended with carry). Either the least significant byte of a register Rs or an immediate value from 0 to 31 can be used to specify the number of shifts.

b . Immediate

When using an immediate value for op2, the value must be unsigned. It can range from 0 to 255 or any unsigned 32-bit number that can be expressed by shifting an 8-bit number left.

{!}

This operand will cause the base address register of a memory operation to be updated with the final resulting effective address of the instruction.

• {shift}

This operand is used in memory instructions and can shift left the register ${\tt Rm}$ 0 to 31 times.

• #offset

This operand is used in memory instructions and provides an offset of \pm 4095.

• {b}

This operand is used in memory instructions to designate that a byte is being loaded or stored. If a byte is being loaded from memory, the target register has only the least significant byte overwritten with the value from memory.

4. Register Names

| Registers | Names | Use |
|-----------|-------|------------------------------------|
| RO | A1 | Argument/result/scratch reg. 1 |
| R1 | A2 | Argument/result/scratch reg. 2 |
| R2 | A3 | Argument/result/scratch reg. 3 |
| R3 | A4 | Argument/result/scratch reg. 4 |
| R4 | V1 | Variable reg. 1 |
| R5 | V2 | Variable reg. 2 |
| R6 | V3 | Variable reg. 3 |
| R7 | V4 | Variable reg. 4 |
| R8 | V5 | Variable reg. 5 |
| R9 | V6 | Variable reg. 6 |
| R10 | V7 | Variable reg. 7 |
| R11 | V8 | Variable reg. 8 |
| R12 | IP | Intra-procedural-call scratch reg. |
| R13 | SP | Stack pointer |
| R14 | LR | Link reg. |
| R15 | PC | Program counter |