

# Digital System Design

## *Design of Synchronous Counters*

---

**Alfonso Fernandez**

Ingeniería en Inteligencia Artificial  
Academia de Sistemas Digitales  
Escuela Superior de Cómputo, ESCOM  
Instituto Politécnico Nacional, IPN

Introduction

Design of Synchronous Counters

Design of BCD Counters

Design of Binary Counters

Other Counters

## Introduction


Design of Synchronous Counters

Design of BCD Counters


Design of Binary Counters

Other Counters

## Flip-flop Sequence Example



## State Diagram



## State Table

Present State			Next State		
$A$	$B$	$C$	$A_+$	$B_+$	$C_+$
0	0	0	1	1	0
0	0	1	X	X	X
0	1	0	X	X	X
0	1	1	X	X	X
1	0	0	0	0	0
1	0	1	X	X	X
1	1	0	1	1	1
1	1	1	1	0	0

# Karnaugh Maps and State Equations

$A_+$

$BC$	00	01	11	10
$A$				
0	1	X	X	X
1	0	X	1	1

$$A_+ = \bar{A} + B$$

$B_+$

$BC$	00	01	11	10
$A$				
0	1	X	X	X
1	0	X	0	1

$$B_+ = \bar{A} + B\bar{C}$$

$C_+$

$BC$	00	01	11	10
$A$				
0	0	X	X	X
1	0	X	0	1

$$C_+ = B\bar{C}$$

## Transition mappings

- $\alpha : 0 \rightarrow 1$
- $\beta : 1 \rightarrow 0$
- $1 : 1 \rightarrow 1$
- $0 : 0 \rightarrow 0$
- $X : X \rightarrow X$



## Transition Table

Present State			Next State			Transitions		
$A$	$B$	$C$	$A_+$	$B_+$	$C_+$	$I_A$	$I_B$	$I_C$
0	0	0	1	1	0	$\alpha$	$\alpha$	0
0	0	1	X	X	X	X	X	X
0	1	0	X	X	X	X	X	X
0	1	1	X	X	X	X	X	X
1	0	0	0	0	0	$\beta$	0	0
1	0	1	X	X	X	X	X	X
1	1	0	1	1	1	1	1	$\alpha$
1	1	1	1	0	0	1	$\beta$	$\beta$

# Karnaugh Maps for Transition Table


$I_A$ $A$	$BC$			
	00	01	11	10
0	$\alpha$	X	X	X
1	$\beta$	X	1	1

$I_B$ $A$	$BC$			
	00	01	11	10
0	$\alpha$	X	X	X
1	0	X	$\beta$	1


$I_C$ $A$	$BC$			
	00	01	11	10
0	0	X	X	X
1	0	X	$\beta$	$\alpha$

# SR Flip-Flop: Excitation Equations



- $\alpha : 0 \rightarrow 1$





- $\beta : 1 \rightarrow 0$



- $1 : 1 \rightarrow 1$



- $0 : 0 \rightarrow 0$




**Excitation equations:**

$$S = \{\alpha\} + \text{D.C.}\{1, X\}$$


$$R = \{\beta\} + \text{D.C.}\{0, X\}$$

## D Flip-Flop: Excitation Equations


- $\alpha : 0 \rightarrow 1$




- $\beta : 1 \rightarrow 0$



- $1 : 1 \rightarrow 1$



- $0 : 0 \rightarrow 0$





**Excitation equations:**



$$D = \{\alpha, 1\} + \text{D.C.}\{X\}$$

# JK Flip-Flop: Excitation Equations



- $\alpha : 0 \rightarrow 1$





- $\beta : 1 \rightarrow 0$



- $1 : 1 \rightarrow 1$



- $0 : 0 \rightarrow 0$




**Excitation equations:**

$$J = \{\alpha\} + \text{D.C.}\{1, \beta, X\}$$


$$K = \{\beta\} + \text{D.C.}\{0, \alpha, X\}$$

# T Flip-Flop: Excitation Equations


- $\alpha : 0 \rightarrow 1$




- $\beta : 1 \rightarrow 0$



- $1 : 1 \rightarrow 1$



- $0 : 0 \rightarrow 0$



**Excitation equations:**

$$T = \{\alpha, \beta\} + \text{D.C.}\{\text{X}\}$$

# Design with T Flip-Flops

$I_A$		$BC$			
		00	01	11	10
$A$	0	$\alpha$	X	X	X
	1	$\beta$	X	1	1

$$T_A = \overline{B}$$


$I_B$		$BC$			
		00	01	11	10
$A$	0	$\alpha$	X	X	X
	1	0	X	$\beta$	1

$$T_B = \overline{A} + C$$

$I_C$		$BC$			
		00	01	11	10
$A$	0	0	X	X	X
	1	0	X	$\beta$	$\alpha$

$$T_C = B$$

## Circuit Diagram





Introduction

**Design of Synchronous Counters**


Design of BCD Counters

Design of Binary Counters

Other Counters

- From the State Diagram, obtain the State Table and Transition Table.
- Construct the Karnaugh maps using the Transition Table.
- Select the flip-flop to be used in the design.
- Using the Karnaugh maps derive the optimum input equations for the selected flip-flops.

## Example



## State Table and Transition Table

Present State				Next State				Transitions			
$A$	$B$	$C$	$D$	$A_+$	$B_+$	$C_+$	$D_+$	$I_A$	$I_B$	$I_C$	$I_D$
0	0	0	0	0	1	0	1	0	$\alpha$	0	$\alpha$
0	1	0	0	1	0	1	1	$\alpha$	$\beta$	$\alpha$	$\alpha$
0	1	0	1	0	1	0	0	0	1	0	$\beta$
0	1	1	1	1	0	0	1	$\alpha$	$\beta$	$\beta$	1
1	0	0	1	1	1	1	1	1	$\alpha$	$\alpha$	1
1	0	1	1	0	1	1	1	$\beta$	$\alpha$	1	1
1	1	1	1	0	1	0	1	$\beta$	1	$\beta$	1

# Design with JK Flip-Flops

$I_A$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	0	X	X	X
	01	$\alpha$	0	$\alpha$	X
	11	X	X	$\beta$	X
	10	X	1	$\beta$	X

$$J_A = C + B\bar{D}$$

$$K_A = C$$

$I_B$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	$\alpha$	X	X	X
	01	$\beta$	1	$\beta$	X
	11	X	X	1	X
	10	X	$\alpha$	$\alpha$	X

$$J_B = 1$$

$$K_B = \bar{D} + \bar{A}C$$

$I_C$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	0	X	X	X
	01	$\alpha$	0	$\beta$	X
	11	X	X	$\beta$	X
	10	X	$\alpha$	1	X

$$J_C = A + B\bar{D}$$


$$K_C = B$$

$I_D$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	$\alpha$	X	X	X
	01	$\alpha$	$\beta$	1	X
	11	X	X	1	X
	10	X	1	1	X

$$J_D = 1$$

$$K_D = \bar{A}\bar{C}$$

## Circuit Diagram



Introduction


Design of Synchronous Counters

**Design of BCD Counters**

Design of Binary Counters

Other Counters

## State diagram





## State Table and Transition Table

Present State				Next State				Transitions			
$A$	$B$	$C$	$D$	$A_+$	$B_+$	$C_+$	$D_+$	$I_A$	$I_B$	$I_C$	$I_D$
0	0	0	0	0	0	0	1	0	0	0	$\alpha$
0	0	0	1	0	0	1	0	0	0	$\alpha$	$\beta$
0	0	1	0	0	0	1	1	0	0	1	$\alpha$
0	0	1	1	0	1	0	0	0	$\alpha$	$\beta$	$\beta$
0	1	0	0	0	1	0	1	0	1	0	$\alpha$
0	1	0	1	0	1	1	0	0	1	$\alpha$	$\beta$
0	1	1	0	0	1	1	1	0	1	1	$\alpha$
0	1	1	1	1	0	0	0	$\alpha$	$\beta$	$\beta$	$\beta$
1	0	0	0	1	0	0	1	1	0	0	$\alpha$
1	0	0	1	0	0	0	0	$\beta$	0	0	$\beta$

# Design with T Flip-Flops

$I_A$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	0	0	0	0
	01	0	0	$\alpha$	0
	11	X	X	X	X
	10	1	$\beta$	X	X

$$T_A = BCD + AD$$

$I_B$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	0	0	$\alpha$	0
	01	1	1	$\beta$	1
	11	X	X	X	X
	10	0	0	X	X

$$T_B = CD$$


$I_C$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	0	$\alpha$	$\beta$	1
	01	0	$\alpha$	$\beta$	1
	11	X	X	X	X
	10	0	0	X	X

$$T_C = \bar{A}D$$


$I_D$ $AB$		$CD$			
		00	01	11	10
$X_3$	00	$\alpha$	$\beta$	$\beta$	$\alpha$
	01	$\alpha$	$\beta$	$\beta$	$\alpha$
	11	X	X	X	X
	10	$\alpha$	$\beta$	X	X

$$T_D = 1$$

## Circuit Diagram



## State diagram (Down Counter)



## State Table and Transition Table

Present State				Next State				Transitions			
$A$	$B$	$C$	$D$	$A_+$	$B_+$	$C_+$	$D_+$	$I_A$	$I_B$	$I_C$	$I_D$
0	0	0	0	1	0	0	1	$\alpha$	0	0	$\alpha$
0	0	0	1	0	0	0	0	0	0	0	$\beta$
0	0	1	0	0	0	0	1	0	0	$\beta$	$\alpha$
0	0	1	1	0	0	1	0	0	0	1	$\beta$
0	1	0	0	0	0	1	1	0	$\beta$	$\alpha$	$\alpha$
0	1	0	1	0	1	0	0	0	1	0	$\beta$
0	1	1	0	0	1	0	1	0	1	$\beta$	$\alpha$
0	1	1	1	0	1	1	0	0	1	1	$\beta$
1	0	0	0	0	1	1	1	$\beta$	$\alpha$	$\alpha$	$\alpha$
1	0	0	1	1	0	0	0	1	0	0	$\beta$

# Design with T Flip-Flops

		$I_A$			
		$CD$			
$X_3$	$AB$	00	01	11	10
	00	$\alpha$	0	0	0
	01	0	0	0	0
	11	X	X	X	X
	10	$\beta$	1	X	X

$$T_A = \overline{B} \overline{C} \overline{D}$$

		$I_B$			
		$CD$			
$X_3$	$AB$	00	01	11	10
	00	0	0	0	0
	01	$\beta$	1	1	1
	11	X	X	X	X
	10	$\alpha$	0	X	X

$$T_B = (A + B) \overline{C} \overline{D}$$


		$I_C$			
		$CD$			
$X_3$	$AB$	00	01	11	10
	00	0	0	1	$\beta$
	01	$\alpha$	0	1	$\beta$
	11	X	X	X	X
	10	$\alpha$	0	X	X

$$T_C = (A + B) \overline{C} \overline{D} + C \overline{D}$$

		$I_D$			
		$CD$			
$X_3$	$AB$	00	01	11	10
	00	$\alpha$	$\beta$	$\beta$	$\alpha$
	01	$\alpha$	$\beta$	$\beta$	$\alpha$
	11	X	X	X	X
	10	$\alpha$	$\beta$	X	X

$$T_D = 1$$

## Circuit Diagram



Introduction

Design of Synchronous Counters


Design of BCD Counters

**Design of Binary Counters**

Other Counters



## State diagram



## State Table and Transition Table

Present State			Next State			Transitions		
$A$	$B$	$C$	$A_+$	$B_+$	$C_+$	$I_A$	$I_B$	$I_C$
0	0	0	0	0	1	0	0	$\alpha$
0	0	1	0	1	0	0	$\alpha$	$\beta$
0	1	0	0	1	1	0	1	$\alpha$
0	1	1	1	0	0	$\alpha$	$\beta$	$\beta$
1	0	0	1	0	1	1	0	$\alpha$
1	0	1	1	1	0	1	$\alpha$	$\beta$
1	1	0	1	1	1	1	1	$\alpha$
1	1	1	0	0	0	$\beta$	$\beta$	$\beta$

# Design with JK Flip-Flops

$I_A$ $A$	$BC$			
	00	01	11	10
0	0	0	$\alpha$	0
1	1	1	$\beta$	1

$$J_A = BC$$

$$K_A = BC$$

$I_B$ $A$	$BC$			
	00	01	11	10
0	0	$\alpha$	$\beta$	1
1	0	$\alpha$	$\beta$	1

$$J_B = C$$


$$K_B = C$$

$I_C$ $A$	$BC$			
	00	01	11	10
0	$\alpha$	$\beta$	$\beta$	$\alpha$
1	$\alpha$	$\beta$	$\beta$	$\alpha$

$$J_C = 1$$

$$K_C = 1$$


## Circuit Diagram




## 4-Bit Binary Counter, ABCD

$$\begin{array}{llll} J_A = BCD & J_B = CD & J_C = D & J_D = 1 \\ K_A = BCD & K_B = CD & K_C = D & K_D = 1 \end{array}$$

# Circuit Diagram



## State diagram (Down Counter)



## State Table and Transition Table

Present State			Next State			Transitions		
$A$	$B$	$C$	$A_+$	$B_+$	$C_+$	$I_A$	$I_B$	$I_C$
0	0	0	1	1	1	$\alpha$	$\alpha$	$\alpha$
0	0	1	0	0	0	0	0	$\beta$
0	1	0	0	0	1	0	$\beta$	$\alpha$
0	1	1	0	1	0	0	1	$\beta$
1	0	0	0	1	1	$\beta$	$\alpha$	$\alpha$
1	0	1	1	0	0	1	0	$\beta$
1	1	0	1	0	1	1	$\beta$	$\alpha$
1	1	1	1	1	0	1	1	$\beta$



# Design with JK Flip-Flops

$I_A$	$BC$	00	01	11	10
$A$					
0	$\alpha$	0	0	0	
1	$\beta$	1	1	1	

$$J_A = \overline{B} \overline{C}$$

$$K_A = \overline{B} \overline{C}$$

$I_B \backslash BC$		$BC$			
		00	01	11	10
$A$	0	$\alpha$	0	1	$\beta$
	1	$\alpha$	0	1	$\beta$

$$J_B = \overline{C}$$


$$K_B = \overline{C}$$

		$I_C$			
		$BC$	00	01	11
$A$	0	$\alpha$	$\beta$	$\beta$	$\alpha$
	1	$\alpha$	$\beta$	$\beta$	$\alpha$

$$J_C = 1$$

$$K_C = 1$$


## Circuit Diagram



## 4-Bit Binary Down Counter, ABCD

$$\begin{array}{llll} J_A = \overline{B} \overline{C} \overline{D} & J_B = \overline{C} \overline{D} & J_C = \overline{D} & J_D = 1 \\ K_A = \overline{B} \overline{C} \overline{D} & K_B = \overline{C} \overline{D} & K_C = \overline{D} & K_D = 1 \end{array}$$

## Circuit Diagram



Introduction


Design of Synchronous Counters

Design of BCD Counters


Design of Binary Counters

**Other Counters**


## Four States Ring Counter



## 4-Bit Ring Counter




## 4-Bit Ring Counter: 2-Bit Counter Implementation







# Switch-tail Ring Counter




## State Diagram



## Eight States Ring Counter: Johnson Counter



## BCD Counter Using a Binary Counter and CLR Flip-Flop Inputs



## BCD Down Counter Using a Binary Counter and CLR Flip-Flop Inputs

