

Batch: **Roll No.:**

Experiment / assignment / tutorial No. _____

TITLE: Study of PCI and SCSI.

AIM: To Study and learn PCI and SCSI

Expected OUTCOME of Experiment : (Mention CO/CO's attained here)

Books/ Journals/ Websites referred:

1. <https://www.techopedia.com/definition/8815/peripheral-component-interconnect-bus-pci-bus>
2. <https://www.techopedia.com/definition/331/small-computer-system-interface-scsi>
3. http://www.csun.edu/~edaasic/roosta/BUS_Structures.pdf
4. W.Stallings William "Computer Organization and Architecture: Designing for Performance", Pearson Prentice Hall Publication, 7th Edition. C.

Pre Lab/ Prior Concepts:

Microcomputer buses which communicate with a peripheral devices or a memory location through communication lines called buses.

The major parts of microcomputers are central processing unit (CPU), memory, and input and output unit. To connect these parts together through three sets of parallel lines, called buses. These three buses are Address bus, data bus, and Control bus.

Address Bus:

The address bus consists of 16, 20, 24, or more parallel signal lines, through which the CPU sends out the address of the memory location. This memory location is used for to written to or read from. The number of memory location is depends on 2 to the power N address lines. Example, a CPU with 16 address lines can address 2^{16} or 65,536 memory locations. When the CPU reads data from or writes data to a port. The port address is also sent out on the address bus. This is unidirectional. This means that the CPU can send data to a memory location or I/O ports.

Data Bus:

The data bus consists of 8, 16, 32 or more parallel signal lines. The data bus lines are bidirectional. This means that the CPU can read data from memory or from a I/O port as well as send data to a memory location or to a I/O port. In a system, many output

devices are connected to the data bus, but only one device at a time will be enabled to the output.

Control Bus:

The control bus consists of 4-10 parallel signal lines. The CPU sends out signals on the control bus to enable the outputs of addressed memory devices or port devices. Typically control bus signals are memory read, memory write, I/O read and I/O write. To read a data from a memory location, the CPU sends out the address of the desired data on the address bus and then sends out a memory read signal on the control bus. The memory read signal enables the addressed memory device to output the data onto the data bus where it is read by the CPU.

PCI Bus



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



SCSI bus:

Post Lab Descriptive Questions

Q1 . Differentiate between PCI and SCSI Bus

Q2. List two applications each of PCI and SCSI Bus

Date: _____

Batch: _____ **Roll No.:** _____

Experiment / assignment / tutorial No. _____

TITLE: To study and implement Booth's Multiplication Algorithm.

AIM: Booth's Algorithm for Multiplication

Expected OUTCOME of Experiment: (Mention CO/CO's attained here)


Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
3. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

It is a powerful algorithm for signed number multiplication which generates a $2n$ bit product and treats both positive and negative numbers uniformly. Also the efficiency of the algorithm is good due to the fact that, block of 1's and 0's are skipped over and subtraction/addition is only done if pair contains 10 or 01

Flowchart:



Design Steps:

1. Start
2. Get the multiplicand (M) and Multiplier (Q) from the user
3. Initialize $A = Q_{-1} = 0$
4. Convert M and Q into binary
5. Compare Q_0 and Q_{-1} and perform the respective operation.

$Q_0 Q_{-1}$	Operation
00/11	Arithmetic right shift
01	$A+M$ and Arithmetic right shift
10	$A-M$ and Arithmetic right shift

6. Repeat steps 5 till all bits are compared
7. Convert the result to decimal form and display
8. End

Example: (Handwritten solved problem needs to be uploaded)



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



Conclusion:

Post Lab Descriptive Questions

1. Explain advantages and disadvantages of Booth's algorithm.
2. Is Booth's recoding better than Booth's algorithm? Justify

Date: _____

Batch: _____ **Roll No.:** _____

Experiment / assignment / tutorial No. _____

TITLE : To study and implement Restoring method of division

AIM : The basis of algorithm is based on paper and pencil approach and the operation involves repetitive shifting with addition and subtraction. So the main aim is to depict the usual process in the form of an algorithm.

Expected OUTCOME of Experiment: (Mention CO /CO's attained here)


Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
3. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

The Restoring algorithm works with any combination of positive and negative numbers

Flowchart for Restoring of Division:



Design Steps:

1. Start
2. Initialize $A=0$, $M=\text{Divisor}$, $Q=\text{Dividend}$ and $\text{count}=n$ (no of bits)
3. Left shift A , Q
4. If MSB of A and M are same
5. Then $A=A-M$
6. Else $A=A+M$
7. If MSB of previous A and present A are same
8. $Q_0=0$ & store present A
9. Else $Q_0=0$ & restore previous A
10. Decrement count.
11. If $\text{count}=0$ go to 11
12. Else go to 3
13. STOP

Example:- (Handwritten solved problems needs to be uploaded)

Conclusion

Post Lab Descriptive Questions

1. **What are the advantages of restoring division over non restoring division?**

Date: _____

Batch:	Roll No.:
Experiment / assignment / tutorial No. _____	

TITLE : To study and implement Non Restoring method of division

AIM : The basis of algorithm is based on paper and pencil approach and the operation involve repetitive shifting with addition and subtraction. So the main aim is to depict the usual process in the form of an algorithm.

Expected OUTCOME of Experiment: (Mention CO/CO's attained here)

Books/ Journals/ Websites referred:

3. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
4. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
3. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

The Non Restoring algorithm works with any combination of positive and negative numbers.



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



Flowchart for Non Restoring of Division(Students need to draw)

Example: (Handwritten solved problem needs to uploaded)

Conclusion

Post Lab Descriptive Questions

What are the advantages of non restoring division over restoring division?

Date: _____

Batch:	Roll No.:
Experiment / assignment / tutorial No. _____	

TITLE: Implementation of IEEE-754 floating point representation

AIM: To demonstrate the single and double precision formats to represent floating point numbers.

Expected OUTCOME of Experiment: (Mention CO attained here)

Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.

Pre Lab/ Prior Concepts:

The IEEE Standard for Floating-Point Arithmetic (IEEE 754) is a technical standard for floating-point computation established in 1985 by the Institute of Electrical and Electronics Engineers (IEEE). The standard addressed many problems found in the diverse floating point implementations that made them difficult to use reliably and portably. Many hardware floating point units now use the IEEE 754 standard.

The standard defines:

- *arithmetic formats*: sets of binary and decimal floating-point data, which consist of finite numbers (including signed zeros and subnormal numbers), infinities, and special "not a number" values (NaNs)

- *interchange formats*: encodings (bit strings) that may be used to exchange floating-point data in an efficient and compact form
- *rounding rules*: properties to be satisfied when rounding numbers during arithmetic and conversions
- *operations*: arithmetic and other operations (such as trigonometric functions) on arithmetic formats
- *exception handling*: indications of exceptional conditions (such as division by zero, overflow, etc)

Example (Single Precision- 32 bit representation)

Example (Double Precision- 64 bit representation)

Post Lab Descriptive Questions

Give the importance of IEEE-754 representation for floating point numbers?

Conclusion



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



Date: _____

Batch:

Roll No.:

Experiment / assignment / tutorial No. _____

TITLE: Implementation of LRU Page Replacement Algorithm.

AIM: The LRU algorithm replaces the least recently used that is the last accessed memory block from user.

Expected OUTCOME of Experiment: (Mention CO/CO's attained here)

Books/ Journals/ Websites referred:

3. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
4. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.

Pre Lab/ Prior Concepts:

It follows a simple logic, while replacing it will replace that page which has least recently used out of all.

- a) A hit is said to be occurred when a memory location requested is already in the cache.
- b) When cache is not full, the number of blocks is added.
- c) When cache is full, the block is replaced which is recently used

Algorithm:



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



1. Start
2. Get input as memory block to be added to cache
3. Consider an element of the array
4. If cache is not full, add element to the cache array
5. If cache is full, check if element is already present
6. If it is hit is incremented
7. If not, element is added to cache removing least recently used element
8. Repeat step 3 to 7 for remaining elements
9. Display the cache at very instance of step 8
10. Print hit ratio
11. End

Example:

Post Lab Descriptive Questions

- 1. Define hit rate and miss ratio?**
- 2. What is the need for virtual memory?**

Conclusion

Date: _____

Batch: **Roll No.:**

Experiment / assignment / tutorial No._____

TITLE :Implementation of FIFO Page Replacement Algorithm

AIM: The FIFO algorithm uses the principle that the block in the set which has been in for the longest time will be replaced

Expected OUTCOME of Experiment: (Mention CO/CO's attained here)

Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
 2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
 3. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.
-

Pre Lab/ Prior Concepts:

The FIFO algorithm uses the principle that the block in the set which has been in the block for the longest time is replaced. FIFO is easily implemented as a round robin or criteria buffer technique. The data structure used for implementation is a queue. Assume that the number of cache pages is three. Let the request to this cache is shown alongside.

Algorithm:



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



1. A hit is said to be occurred when a memory location requested is already in the cache.

2. When cache is not full, the number of blocks is added.

3. When cache is full, the block is replaced which was added first

Design Steps:

1. Start
2. Get input as memory block to be added to cache
3. Consider an element of the array
4. If cache is not full, add element to the cache array
5. If cache is full, check if element is already present
6. If it is hit is incremented
7. If not, element is added to cache removing first element (which is in first).
8. Repeat step 3 to 7 for remaining elements
9. Display the cache at very instance of step 8
10. Print hit ratio
11. End.

Example:

Post Lab Descriptive Questions

1. What is meant by memory interleaving?

2. Explain Paging Concept?

Conclusion

Date: _____

Batch: _____ Roll No.: _____

Experiment / assignment / tutorial No. _____

TITLE : Implementation of Cache Mapping Techniques.

AIM: To study and implement concept of various mapping techniques designed for cache memory.

Expected OUTCOME of Experiment: (Mention CO/CO's attained here)

Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
2. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

Cache memory: The cache is a smaller, faster memory which stores copies of the data from the most frequently used main memory locations. As long as most memory accesses are cached memory locations, the average latency of memory accesses will be closer to the cache latency than to the latency of main memory.

2. Hit Ratio: You want to increase as much as possible the likelihood of the cache containing the memory addresses that the processor wants.

$$\text{Hit Ratio} = \frac{\text{No. of hits}}{\text{No. of hits} + \text{No. of misses}}$$

There are only fewer cache lines than the main memory blocks, an algorithm is needed for mapping main memory blocks into cache lines. Further a means is needed for determining which main memory block currently occupies in a cache line. The choice of cache function dictates how the cache is organized. Three techniques can be used.

1. Direct mapping.
2. Associative mapping.
3. Set Associative mapping.

Direct Mapped Cache: The direct mapped cache is the simplest form of cache and the easiest to check for a hit. Since there is only one possible place that any memory location can be cached, there is nothing to search; the line either contains the memory information we are looking for, or it doesn't.

Unfortunately, the direct mapped cache also has the worst performance, because again there is only one place that any address can be stored. Let's look again at our 512 KB level 2 cache and 64 MB of system memory. As you recall this cache has 16,384 lines (assuming 32-byte cache lines) and so each one is shared by 4,096 memory addresses. In the absolute worst case, imagine that the processor needs 2 different addresses (call them X and Y) that both map to the same cache line, in alternating sequence (X, Y, X, Y). This could happen in a small loop if you were unlucky. The processor will load X from memory and store it in cache. Then it will look in the cache for Y, but Y uses the same cache line as X, so it won't be there. So Y is loaded from memory, and stored in the cache for future use. But then the processor requests X, and looks in the cache only to find Y. This conflict repeats over and over. The net result is that the hit ratio here is 0%. This is a worst case scenario, but in general the performance is worst for this type of mapping.

Fully Associative Cache: The fully associative cache has the best hit ratio because any line in the cache can hold any address that needs to be cached. This means the problem seen in the direct mapped cache disappears, because there is no dedicated single line that an address must use. However (you knew it was coming), this cache suffers from



problems involving searching the cache. If a given address can be stored in any of 16,384 lines, how do you know where it is? Even with specialized hardware to do the searching, a performance penalty is incurred. And this penalty occurs for all accesses to memory, whether a cache hit occurs or not, because it is part of searching the cache to determine a hit. In addition, more logic must be added to determine which of the various lines to use when a new entry must be added (usually some form of a "least recently used" algorithm is employed to decide which cache line to use next). All this overhead adds cost, complexity and execution time.

Set Associative Cache (To be filled in by students)

Direct Mapping Implementation:

The mapping is expressed as

$$i = j \text{ modulo } m$$

i = cache line number

j = main memory block number

m = number of lines in the cache

- Address length = $(s+w)$ bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



- Number of blocks in main memory = $2^{s+w} / 2^w = 2^s$
- Number of lines in cache = $m = 2^r$
- Size of tag = $(s-r)$ tags

Associative Mapping Implementation: (To be filled in by students)

Set Associative Mapping Implementation:

Post Lab Descriptive Questions

- 1. For a direct mapped cache, a main memory is viewed as consisting of 3 fields. List and define 3 fields.**
- 2. What is the general relationship among access time, memory cost, and capacity?**



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



Conclusion

Date: _____

Batch:

Roll No.:

Experiment / assignment / tutorial No._____

TITLE: Study of RISC and CISC Architecture

AIM: Understanding RISC and CISC Architecture

Expected OUTCOME of Experiment: (Mentions the CO/CO's attained)

Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
3. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

Reduced Set Instruction Set Architecture (RISC)

The main idea behind is to make hardware simpler by using an instruction set composed of a few basic steps for loading, evaluating and storing operations just like a load command will load data, store command will store the data.

Complex Instruction Set Architecture (CISC)

The main idea is that a single instruction will do all loading, evaluating and storing operations just like a multiplication command will do stuff like loading data, evaluating and storing it, hence it's complex. Both approaches try to increase the CPU performance

RISC Architecture

1. Diagram of RISC Architecture:
2. Brief Explanation of each component
3. RISC Processor Instruction Set Examples with explanation (Any 2)

CISC Architecture

1. Diagram of CISC Architecture:
2. Brief Explanation of each component



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



3. CISC Processor Instruction Set Examples with explanation (Any 2)

Post Lab Descriptive Questions

Write a tabular comparative analysis of RISC v/s CISC

Conclusion:

Date: _____

Signature of faculty in-charge

Batch:

Roll No.:

Experiment / assignment / tutorial No. _____

TITLE: Study of multiprocessor configuration concepts through Virtual lab

AIM: Understanding Virtual Lab concepts

Expected OUTCOME of Experiment:

Books/ Journals/ Websites referred:

<http://vlabs.iitb.ac.in/vlab/labscse.html>

<http://vlabs.iitb.ac.in/vlab/#>

<http://www.vlab.co.in/>

Pre Lab/ Prior Concepts:



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



The main aim of this experiment is to provide remote-access to Labs in various disciplines of Science and Engineering. These Virtual Labs would cater to students at the undergraduate level, post graduate level as well as to research scholars. Also, to enthuse students to conduct experiments by arousing their curiosity. This would help them in learning basic and advanced concepts through remote experimentation. It also provides a complete Learning Management System around the Virtual Labs where the students can avail the various tools for learning, including additional web-resources, video-lectures, animated demonstrations and self-evaluation. We can share costly equipment and resources, which are otherwise available to limited number of users due to constraints on time and geographical distances

Salient Features:

1. Virtual Labs will provide to the students the result of an experiment by one of the following methods (or possibly a combination)

- Modeling the physical phenomenon by a set of equations and carrying out simulations to yield the result of the particular experiment. This can, at-the-best, provide an approximate version of the 'real-world' experiment.
- Providing measured data for virtual lab experiments corresponding to the data previously obtained by measurements on an actual system.
- Remotely triggering an experiment in an actual lab and providing the student the result of the experiment through the computer interface. This would entail carrying out the actual lab experiment remotely.

2. Virtual Labs will be made more effective and realistic by providing additional inputs to the students like accompanying audio and video streaming of an actual lab experiment and equipment.

Observations

Title of Study Experiment:



SOMAIYA
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering,
Mumbai-77**

(A Constituent College of Somaiya Vidyavihar
University)

Department of Computer Engineering



Brief description of experiment under study

Learning's recorded:

Knowledge gained / Inference Obtained :

Post Lab Descriptive Questions

1. What are the applications of the virtual lab case study / tool reviewed by you?

Conclusion