

<b>Course Name:</b>	<b>Digital Design Laboratory</b>	<b>Semester:</b>	<b>III</b>
<b>Date of Performance:</b>	<b>_02_ / _08_ / __2024__</b>	<b>Batch No:</b>	<b>E-2</b>
<b>Faculty Name:</b>		<b>Roll No:</b>	<b>16010123325</b>
<b>Faculty Sign &amp; Date:</b>		<b>Grade/Marks:</b>	<b>___/25</b>

**Experiment No: 1**  
**Title: Study of Basic Gates and Universal Gates**

<b>Aim and Objective of the Experiment:</b>
Understand Basic Logic Gates and Universal Gates

<b>COs to be achieved:</b>
<b>CO1:</b> Recall basic gates & logic families and binary, octal & hexadecimal calculations and conversions.


<b>Tools used:</b>
Trainer kits

<b>Theory:</b>
<p>Logic gates are electronic circuits that perform logical operations on one or more input signals to produce an output signal based on a set of logical rules. Logic gates can be classified into the following categories:</p> <ol style="list-style-type: none"> <li><b>Basic Gates:</b> <ol style="list-style-type: none"> <li><b>AND Gate:</b> The AND gate produces a high output (1) only when all of its inputs are high (1).</li> <li><b>OR Gate:</b> The OR gate produces a high output (1) if any of its inputs is high (1).</li> <li><b>NOT Gate (Inverter):</b> The NOT gate produces the logical complement of its input. It takes a single input and produces the opposite value as the output.</li> </ol> </li> <li><b>Derived Gates:</b> <ol style="list-style-type: none"> <li><b>NAND Gate:</b> The NAND gate is a combination of an AND gate followed by a NOT gate. It produces the inverse of the AND gate's output. It outputs a low (0) only when all of its inputs are high (1).</li> <li><b>NOR Gate:</b> The NOR gate is a combination of an OR gate followed by a NOT gate. It produces the inverse of the OR gate's output. It outputs a high (1) only when all of its inputs are low (0).</li> <li><b>XOR Gate (Exclusive OR):</b> The XOR gate produces a high output (1) when the number of high inputs is odd. It outputs a low (0) when the number of high inputs is even.</li> <li><b>XNOR Gate (Exclusive NOR):</b> The XNOR gate produces a high output (1) when the number of high inputs is even. It outputs a low (0) when the number of high inputs is odd.</li> </ol> </li> <li><b>Universal Gates:</b> <p>NAND and NOR gates are considered universal gates because any logic function can be implemented using only NAND gates or only NOR gates. This means that with a sufficient number of NAND or NOR gates, you can create circuits that can perform any logical operation.</p> </li> </ol>


## Implementation Details

### 1. AND Gate: $Y = A \cdot B$

#### Symbol



#### Pin Diagram




#### Truth Table:

A	B	$A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


### 2. OR Gate: $Y = A + B$

#### Symbol



## Pin Diagram

IC 7432




Truth Table:

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1


3. NOT Gate:  $Y = \bar{A}$

Symbol



## Pin Diagram

IC 7404




Truth Table:

A	$\bar{A}$
0	0
0	1
1	0
1	1


4. NAND Gate:  $Y = (A.B)^c$

Symbol



Pin Diagram

IC 7400




Truth Table:

A	B	$(A.B)^c$
0	0	1
0	1	1
1	0	1
1	1	0


## 5. NOR Gate: $Y = (A+B)^c$

Symbol



Pin Diagram

IC 7402




Truth Table:

A	B	$(A+B)^c$
0	0	1
0	1	0
1	0	0
1	1	0


## 6. XOR Gate: $Y = A \oplus B$

Symbol



Pin Diagram

IC 7486




Truth Table:


A	B	$(A \oplus B)^c$
0	0	0
0	1	1
1	0	1
1	1	0

## 7. XNOR Gate: $Y =$

Symbol



## Pin Diagram




## Truth Table:


A	B	$A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1

## Implementation Using NAND Gate


### NOT GATE



### AND GATE




### OR GATE






## Implementation Using NOR Gate


### NOT GATE



### OR GATE




### AND GATE




### Post Lab Subjective/Objective type Questions:

1. Implement the Boolean function using NAND gates and NOR gates  $F=A'B + AB'$



2. Implement using combination of gates  $F = ABC + AB'C + ABC'$





**SOMAIYA**  
VIDYAVIHAR UNIVERSITY

K J Somaiya College of Engineering

**K. J. Somaiya College of Engineering, Mumbai-77**

(A Constituent College of Somaiya Vidyavihar University)

**Department of Computer Engineering**



**Conclusion:**

Through this experiment we learned about using Logic gates IC on the kit and also how to do implementations of equations using logic gates.

**Signature of faculty in-charge with Date:**