Skip to content
an open source 32-bit RISC-V (RV32IM) MCU for Perf-V FPGA Board
Verilog SystemVerilog Tcl C Makefile C++
Branch: develop
Clone or download
Latest commit d35e81d Oct 29, 2019
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
bit Add RISC-V IM simulation files. Oct 29, 2019
doc Add RISC-V IM simulation files. Oct 29, 2019
fpga Fix write memory bug for byte access. Sep 5, 2019
rtl Add RISC-V IM simulation files. Oct 29, 2019
tb Add RISC-V IM simulation files. Oct 29, 2019
tcl
x-core-sdk update for coremark Sep 7, 2019
.gitignore Add RISC-V IM simulation files. Oct 29, 2019
Changelog.txt Update doc for 0.2 version. Oct 29, 2019
LICENSE X-Core initial release. Sep 1, 2019
README.cn.md Update doc for v0.1 Sep 9, 2019
README.md Update doc for v0.1 Sep 9, 2019
Version.txt
e200_LICENSE.txt X-Core initial release. Sep 1, 2019
ri5cy_LICENSE.txt X-Core initial release. Sep 1, 2019

README.md

X-Core

X-Core is an open source in-order 5-stage RISC-V 32-bit MCU processor. It supports RV32IM, mainly for RISC-V learning, teaching, and experiments. We use some core codes from PULP RI5CY, and partial SoC peripheral components and SDK from Hummingbird E200.

X-Core:

  • 5-stage pipeline, RV32IM, 50MHz on FPGA board
  • JTAG inferface, supports GDB
  • ITIM: 64KB (configurable), DTIM: 64KB (configurable)
  • QSPI interface for onboard flash
  • Peripheral components, including IIC, UART, SPI, GPIO, PWM, XADC, TIMER.

Evaluation Board

Perf-V FPGA Board Image

Benchmark

Download

Support

You can’t perform that action at this time.