




# **Application**

- Brushed Motor drive applications
- **BLDC** Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters


### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant

# HEXFET® Power MOSFET



V <sub>DSS</sub>	60V
R <sub>DS(on)</sub> typ.	1.65m $\Omega$
max	$2.00$ m $\Omega$
D (Silicon Limited)	295A①
D (Package Limited)	195A



G	D	S
Gate	Drain	Source

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFB7530PbF	TO-220	Tube	50	IRFB7530PbF
IRFSL7530PbF	TO-262	Tube	50	IRFSL7530PbF
IDEC7520DbE	D²-Pak	Tube	50	IRFS7530PbF
IRFS7530PbF	D-Pak	Tape and Reel Left	800	IRFS7530TRLPbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



# **Absolute Maximum Rating**

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	295①	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	208①	۸
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited)	195	A
I <sub>DM</sub>	Pulsed Drain Current ②	760	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting Torque, 6-32 or M3 Screw	10 lbf·in (1.1 N·m)	

### **Avalanche Characteristics**

E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ③	524	m l
E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ®	1025	mJ
I <sub>AR</sub>	Avalanche Current ②	Soo Fig 15, 16, 220, 22h	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ②	See Fig 15, 16, 23a, 23b	mJ

### Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case ®		0.40	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/\\
$R_{ heta JA}$	Junction-to-Ambient (TO-220)		62	°C/W
$R_{ heta JA}$	Junction-to-Ambient (PCB Mount) (D²-Pak)®		40	

### Static @ T<sub>1</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		47		mV/°C	Reference to 25°C, I <sub>D</sub> = 1mA ②
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		1.65	2.00	mΩ	$V_{GS} = 10V, I_D = 100A$
, ,			2.10			$V_{GS} = 6.0V, I_D = 50A$
$V_{GS(th)}$	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
1	Drain to Source Leakage Current			1.0		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			150	μA	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			100	n 1	V <sub>GS</sub> = 20V
$I_{GSS}$	Gate-to-Source Reverse Leakage			-100	nA	$V_{GS} = -20V$
$R_{G}$	Gate Resistance		2.1		Ω	

### Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C,  $L = 105\mu H$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 100A$ ,  $V_{GS} = 10V$ .
- © Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- © C<sub>oss</sub> eff. (TR) is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- $\odot$  C<sub>oss</sub> eff. (ER) is a fixed capacitance that gives the same energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.
- ®  $R_\theta$  is measured at  $T_J$  approximately 90°C.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.: <a href="http://www.irf.com/technical-info/appnotes/an-994.pdf">http://www.irf.com/technical-info/appnotes/an-994.pdf</a>
- Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C, L = 1mH,  $R_G = 50\Omega$ ,  $I_{AS} = 45A$ ,  $\overline{V_{GS}} = 10V$ .



# Dynamic Electrical Characteristics @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	242			S	$V_{DS} = 10V, I_{D} = 100A$
$Q_g$	Total Gate Charge		274	411		I <sub>D</sub> = 100A
$Q_{gs}$	Gate-to-Source Charge		64		nC	$V_{DS} = 30V$
$Q_{gd}$	Gate-to-Drain Charge		83		IIC	V <sub>GS</sub> = 10V
Q <sub>sync</sub>	Total Gate Charge Sync. (Qg- Qgd)		191			
$t_{d(on)}$	Turn-On Delay Time		52			V <sub>DD</sub> = 30V
t <sub>r</sub>	Rise Time		141			I <sub>D</sub> = 100A
$t_{d(off)}$	Turn-Off Delay Time		172		ns	$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		104			V <sub>GS</sub> = 10V⑤
C <sub>iss</sub>	Input Capacitance		13703			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		1266			V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		806		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		1267			V <sub>GS</sub> = 0V, VDS = 0V to 48V⑦
Coss eff.(TR)	Output Capacitance (Time Related)		1630			V <sub>GS</sub> = 0V, VDS = 0V to 48V®

# **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			295①	_	MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ②			760		integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.2	V	$T_J = 25^{\circ}C, I_S = 100A, V_{GS} = 0V$ §
dv/dt	Peak Diode Recovery dv/dt⊕		8.1		V/ns	$T_J = 175^{\circ}C, I_S = 100A, V_{DS} = 60V$
+	Bayaraa Baaayary Tima		51		ns	$T_J = 25^{\circ}C$ $V_{DD} = 51V$
t <sub>rr</sub>	Reverse Recovery Time		54		115	$T_J = 125^{\circ}C$ $I_F = 100A$ ,
0	Dayoraa Dagayary Chargo		86		20	<u>T<sub>J</sub> = 25°C</u> di/dt = 100A/μs ⑤
$Q_{rr}$	Reverse Recovery Charge		102		nC	<u>T<sub>J</sub> = 125°C</u>
I <sub>RRM</sub>	Reverse Recovery Current		2.9		Α	T <sub>J</sub> = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics





Fig 6. Normalized On-Resistance vs. Temperature



**Fig 8.** Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

## Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{\text{jmax}}$ . This is validated for every

- 2. Safe operation in Avalanche is allowed as long  $asT_{j\text{max}}$  is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$ (assumed as 25°C in Figure 15, 16).

t<sub>av</sub> = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{\text{thJC}}(D, t_{\text{av}})$  = Transient thermal resistance, see Figures 14) PD (ave) = 1/2 (  $1.3 \cdot BV \cdot I_{av}$ ) =  $\Delta T/Z_{thJC}$ 

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$ 

 $E_{AS (AR)} = P_{D (ave)} \cdot t_{av}$ 






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24a. Switching Time Test Circuit




Fig 24b. Switching Time Waveforms




Fig 25a. Gate Charge Test Circuit






Fig 25b. Gate Charge Waveform



# TO-220AB Package Outline (Dimensions are shown in millimeters (inches))





#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.- LEAD DIMENSION AND FINISH UNCONTROLLED IN L1
- 4.— DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
- 6.- CONTROLLING DIMENSION: INCHES.
- 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- 8.- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- 9.— OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (mox.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIM	ETERS	INC	HES	
	MIN.	MAX.	MIN.	MAX.	NOTES
A	3.56	4.83	.140	.190	
A1	1.14	1.40	.045	.055	
A2	2.03	2.92	.080	.115	
b	0.38	1.01	.015	.040	
b1	0.38	0.97	.015	.038	5
b2	1.14	1.78	.045	.070	
b3	1,14	1.73	.045	.068	5
С	0.36	0.61	.014	.024	
c1	0.36	0.56	.014	.022	5
D	14.22	16.51	.560	.650	4
D1	8.38	9.02	.330	.355	
D2	11.68	12.88	.460	.507	7
E	9.65	10.67	.380	.420	4,7
E1	6.86	8.89	.270	.350	7
E2	-	0.76	-	.030	8
e	2.54			.100 BSC	
e1	5.08	BSC	.200	BSC	
H1	5.84	6.86	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	3.56	4.06	.140	.160	3
ØΡ	3.54	4.08	.139	.161	
Q	2.54	3.42	.100	.135	

#### LEAD ASSIGNMENTS

# HEXFET

1.- GATE 2.- DRAIN 3.- SOURCE

#### IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

#### DIODES

1.- ANODE 2.- CATHODE 3.- ANODE


# **TO-220AB Part Marking Information**

EXAMPLE: THIS IS AN IRF1010

LOTCODE 1789

ASSEMBLED ON WW 19,2000 IN THE ASSEMBLY LINE "C"


Note: "P" in assembly line position indicates "Lead - Free"




TO-220AB packages are not recommended for Surface Mount Application.



# TO-262 Package Outline (Dimensions are shown in millimeters (inches)





S Y M	DIMENSIONS				
В	MILLIM	ETERS	INC	HES	O T E S
0 L	MIN.	MAX.	MIN.	MAX.	S
Α	4.06	4.83	.160	.190	
A1	2.03	3.02	.080	.119	
ь	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270	-	4
E	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
е	2.54	BSC	.100	BSC	
L	13.46	14.10	.530	.555	
L1	-	1.65	-	.065	4
L2	3.56	3.71	.140	.146	

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

#### LEAD ASSIGNMENTS


#### IGBTs, CoPACK


- 1.- GATE 2.- COLLECTOR 3.- EMITTER
- 4.- COLLECTOR

### **HEXFET**

- 1.- ANODE (TWO DIE) / OPEN (ONE DIE)
- 2.- DRAIN 3.- SOURCE 2, 4.- CATHODE 3.- ANODE
- 4.- DRAIN


## **TO-262 Part Marking Information**








# D<sup>2</sup>Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))





S							
M B	MILLIMETERS INCHES			O T E S			
0 L	MIN.	MAX.	MIN.	MAX.	S		
Α	4.06	4.83	.160	.190			
A1	0.00	0.254	.000	.010			
b	0.51	0.99	.020	.039			
ь1	0.51	0.89	.020	.035	5		
b2	1.14	1.78	.045	.070			
b3	1.14	1.73	.045	.068	5		
С	0.38	0.74	.015	.029			
c1	0.38	0.58	.015	.023	5		
c2	1,14	1.65	.045	.065			
D	8.38	9.65	.330	.380	3		
D1	6.86	-	.270	-	4		
E	9.65	10.67	.380	.420	3,4		
E1	6.22	-	.245	_	4		
е	2.54	BSC	.100	BSC			
Н	14.61	15.88	.575	.625			
L	1.78	2.79	.070	.110			
L1	-	1.68	-	.066	4		
L2	_	1.78	-	.070			
L3	0.25	BSC	.010	BSC			

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL

NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED

AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

#### LEAD ASSIGNMENTS

#### DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE)


3. – ANODE


<u>HEXFET</u>

IGBTs, CoPACK

1.- GATE 2, 4.- DRAIN 3.- SOURCE 1.- GATE
2, 4.- COLLECTOR
3.- EMITTER


# D<sup>2</sup>Pak (TO-263AB) Part Marking Information








# D<sup>2</sup>Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))







4

3

Ø 60.00 (2.362)

MIN.

30.40 (1.197)

MAX.

4

## NOTES:

- 1. COMFORMS TO EIA-418.
- CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION MEASURED @ HUB.
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.



## Qualification Information<sup>†</sup>

Qualification Level		Industrial (per JEDEC JESD47F) ††	
Moisture Sensitivity Level	TO-220	N/A	
	D <sup>2</sup> Pak	MSL1	
	TO-262	N/A	
RoHS Compliant		Yes	

- Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/ †
- Applicable version of JEDEC standard at the time of product release.

### **Revision History**

······································		
Date	Comments	
11/7/2014	<ul> <li>Updated E<sub>AS (L =1mH)</sub> = 1025mJ on page 2</li> <li>Updated note 10 "Limited by T<sub>Jmax</sub>, starting T<sub>J</sub> = 25°C, L = 1mH, R<sub>G</sub> = 50Ω, I<sub>AS</sub> = 45A, V<sub>GS</sub> =10V". on page 2</li> </ul>	
	<ul> <li>Updated package outline on page 9,10,11.</li> </ul>	



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit <a href="http://www.irf.com/whoto-call/">http://www.irf.com/whoto-call/</a>

### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.