

Stephen Wozniak
Apple Computer
20863 Stevens Creek Blvd, B3C
Cupertino CA 95014

SWEET16: The 6502 Dream Machine

While writing Apple BASIC for a 6502 microprocessor I repeatedly encountered a variant of Murphy's Law. Briefly stated, any routine operating on 16 bit data will require at least twice the code that it should. Programs making extensive use of 16 bit pointers (such as compilers, editors and assemblers) are included in this category. In my case, even the addition of a few double byte instructions to the 6502 would have only slightly alleviated the problem. What I really needed was a hybrid of the MOS Technology 6502 and RCA 1800 architectures, a powerful 8 bit data handler complemented by an easy to use processor with an abundance of 16 bit registers and excellent pointer capability. My solution was to implement a nonexistent 16 bit "metaprocessor" in software, interpreter style, which I call SWEET16. This metaprocessor was sketched at the end of my article in May 1977 BYTE, and the purpose of this article is to fill in the details of SWEET16.

SWEET16 is based around sixteen 16 bit

registers called R0 to R15, actually implemented as 32 memory locations. R0 doubles as the SWEET16 accumulator (ACC), R15 as the program counter (PC), and R14 as the status register. R13 holds compare instruction results and R12 is the subroutine return stack pointer if SWEET16 subroutines are used. All other SWEET16 registers are at the user's unrestricted disposal.

SWEET16 instructions fall into register and nonregister categories. The register operations specify one of the 16 registers to be used as either a data element or a pointer to data in memory depending on the specific instruction. For example, the instruction INR R5 uses R5 as data and ST @R7 uses R7 as a pointer to data in memory. Except for the SET instruction, register operations only require one byte. The nonregister operations are primarily 6502 style branches with the second byte specifying a ± 127 byte displacement relative to the address of the following instruction. If a prior register operation result meets a specified branch condition, the displacement is added to SWEET16's program counter, effecting a branch.

SWEET16 is intended as a 6502 enhancement package, not a stand alone processor. A 6502 program switches to SWEET16 mode with a subroutine call, and subsequent code is interpreted as SWEET16 instructions. The nonregister operation RTN returns the user program to the 6502's direct execution mode after restoring the internal register contents (A, X, Y, P and S). The example of listing 1 illustrates how to use SWEET16 in some program segment.

300 B9 00 02	LDA	IN, Y	Get a char.
303 C9 CD	CMP	"M"	"M" for move?
305 D0 09	BNE	NOMOVE	No, skip move.
307 20 00 08	JSR	SW16	Yes, call SWEET16.
SWEET16 {	30A 41	MLOOP	LD @R1
	30B 52		ST @R2
	30C F3		DCR R3
	30D 07 FB		BNZ MLOOP
	30F 00		RTN
	310 C9 C5	NOMOVE	CMP "E"
312 D0 13		BEQ EXIT	"E" char?
314 C8		INY	Yes, exit.
			No, continue.

Note: Registers A, X, Y, P and S are not disturbed by SWEET16.

Listing 1: Use of SWEET16 within an assembly language program is accomplished by executing a subroutine call to the SWEET16 entry point (address 307 here). This call preserves the processor registers at the time of entry and begins interpretive execution. End of interpretive execution is signaled by a RTN operation code of SWEET16, at which point all the processor registers will be restored.

Instruction Descriptions

The SWEET16 op code list is short and uncomplicated. Excepting relative branch displacements, hand assembly is trivial. All register op codes are formed by combining two hexadecimal digits, one for the op code and one to specify a register. For example,

op codes 15 and 45 both specify register R5 while codes 23, 27 and 29 are all ST (store) operations. Most register operations of SWEET16 are assigned to numerically adjacent pairs to facilitate remembering them. Thus LD and ST are op codes 2n and 3n respectively, while LD @ and ST @ are codes 4n and 5n.

Operation codes 00 to 0C (hexadecimal) are assigned to the 13 nonregister operations. Except for RTN (op code 0), BK (0A), and RS (B), the nonregister operations are 6502 style relative branches. The second byte of a branch instruction contains a ± 127 byte displacement value (in two's complement form) relative to the address of the instruction immediately following the branch. If a specified branch condition is met by the prior register operation result, the displacement is added to the program counter effecting a branch. Except for BR (Branch always) and BS (Branch to Subroutine), the branch operation codes are assigned in complementary pairs, rendering them easily remembered for hand coding. For example, Branch if Plus and Branch if Minus are op codes 04 and 05, while Branch if Zero and Branch if NonZero are op codes 06 and 07.

Theory of Operation

SWEET16 execution mode begins with a subroutine call to SW16 (see listing 2, an assembly of SWEET16). The user must insure that the 6502 is in hexadecimal mode upon entry. [For those unfamiliar with the 6502, arithmetic is either decimal or hexadecimal (binary) depending on a programmable flag. .CH] All 6502 registers are saved at this time, to be restored when a SWEET16 RTN instruction returns control to the 6502. If you can tolerate indefinite 6502 register contents upon exit, approximately 30 μ s may be saved by entering SWEET16 at location SW16 + 3. Because this might cause an inadvertent switch from hexadecimal to decimal mode, it is advisable to enter at SW16 the first time through.

After saving the 6502 registers, SWEET16 initializes its program counter (R15) with the subroutine return address off the 6502 stack. SWEET16's program counter points to the location preceding the next instruction to be executed. Following the subroutine call are 1 byte, 2 byte, or 3 byte long SWEET16 instructions, stored in ascending

Listing 2: SWEET16 assembly. The SWEET16 program, assembled to reside at location 800 hexadecimal, is presented by this listing. The primary entry point is at the beginning, location SW16. An alternate entry point if there is no need to save processor registers is at location 803 in this assembly, SW16+3.

```

SWEET16 INTERPRETER
11:18 A.M., THU, MAY 12, 1977

00001 ****
00002 *      *
00003 *  APPLE-II PSEUDO  *
00004 *  MACHINE INTERPRETER  *
00005 *
00006 *      S. WOZNIAK      *
00007 *  APPLE COMPUTER INC  *
00008 *
00009 ****
00010 TITLE "SWEET16 INTERPRETER"
00011 R0L    EPZ $0
00012 #0H   EPZ $1
00013 R14H   EPZ $1D
00014 R1SL   EPZ $1E
00015 R1SH   EPZ $1F
00016 S16PAG EQU $F7
00017 ORG $800
00018 JSR SAVE PRESERVE 6502 REG CONTENTS
00019 PLA
00020 STA R15L INIT SWEET16 PC
00021 PLA FROM RETURN
00022 STA R1SH ADDRESS
00023 JSR SW16C INTERPRET AND EXECUTE
00024 JMP SW16B ONE SWEET16 INSTR.
00025 INC R15L
00026 BNE SW16D INCR SWEET16 PC FOR FETCH
00027 INC R1SH
00028 LDA #S16PAG
00029 PHA PUSH ON STACK FOR RTS
00030 LDY #$0
00031 LDA (R15L),Y FETCH INSTR
00032 AND #$F MASK REG SPECIFICATION
00033 ASL A DOUBLE FOR 2-BYTE REG'S
00034 TAX TO X-REG FOR INDEXING
00035 LSR A
00036 EOR (R15L),Y NOW HAVE OPCODE
00037 BEQ TOBR IF ZERO THEN NON-REG OP
00038 STX R14H INDICATE'PRIOR RESULT REG'
00039 LSR A
00040 LSR A OPCODE*2 TO LSB'S
00041 LSR A
00042 TAY TO Y-REG FOR INDEXING
00043 LDA OPTBL-2,Y LOW-ORDER ADR BYTE
00044 PHA ONTO STACK
00045 RTS GOTO REG-OP ROUTINE
00046 INC R15L
00047 BNE TOBR INCR PC
00048 INC R1SH
00049 INC R15L
00050 LDA BRTBL,X LOW-ORDER ADR BYTE
00051 LDA R14H ONTO STACK FOR NON-REG OP
00052 LSR A 'PRIOR RESULT REG' INDEX
00053 RTS A PREPARE CARRY FOR BC, BNc.
00054 PLA GOTO NON-REG OP ROUTINE
00055 PLA POP RETURN ADDRESS
00056 JSR RESTORE RESTORE 6502 REG CONTENTS
00057 JMP (R15L) RETURN TO 6502 CODE VIA PC
00058 SETZ LDA (R15L),Y HIGH-ORDER BYTE OF CONST
00059 STA R0H,X
00060 DEY
00061 LDA (R15L),Y LOW-ORDER BYTE OF CONSTANT
00062 STA R15L
00063 TYA R0L,X Y-REG CONTAINS 1
00064 SEC
00065 ADC R15L ADD 2 TO PC
00066 STA R15L
00067 BCC SET2
00068 INC R1SH
00069 RTS
00070 DFB SET-1 (1X)
00071 BRTBL DFB RTN-1 (0)
00072 DFB LD-1 (2X)
00073 DFB BR-1 (1)
00074 DFB ST-1 (3X)
00075 DFB BNC-1 (2)
00076 DFB LDAT-1 (4X)
00077 DFB BC-1 (3)
00078 DFB STAT-1 (5X)
00079 DFB BP-1 (4)
00080 DFB LDDAT-1 (6X)
00081 DFB BM-1 (5)
00082 DFB STDAT-1 (7X)
00083 DFB EZ-1 (6)
00084 DFB POP-1 (8X)
00085 DFB BN2-1 (7)
00086 DFB STPAT-1 (9X)
00087 DFB BM1-1 (8)
00088 DFB ADD-1 (AX)
00089 DFB BN1I-1 (9)
00090 DFB SUB-1 (BX)
00091 DFB BK-1 (A)
00092 DFB POPD-1 (CX)
00093 DFB RS-1 (B)
00094 DFB CPR-1 (DX)
00095 DFB BS-1 (C)
00096 DFB INR-1 (EX)
00097 DFB NUL-1 (D)

```

Listing 2, continued:

```

0876: DC 00098 DFB DCR-1 (FX)
0877: SE 00099 DFB NUL-1 (E)
0878: SE 00100 DFB NUL-1 (UNUSED)
0879: SE 00101 DFB NUL-1 (F)
087A: 10 CA 00102 SET BPL SETZ ALWAYS TAKEN
087C: B5 00 00103 LD LDA R0L,X
087D: 00 00 00104 BK EQU #-1
087E: 85 00 00105 STA R0L
0880: B5 01 00106 LDA R0H,X MOVE RX TO R0
0882: 85 01 00107 RTS
0884: 60 00108 STA R0H
0885: A5 00 00109 ST LDA R0L,X MOVE R0 TO RX
0887: 95 00 00110 STA R0L,X
0889: 05 01 00111 LDA R0H
088B: 95 01 00112 STA R0H,X
088D: 60 00113 RTS
088E: A5 00 00114 STAT LDA R0L,X
0890: 81 00 00115 STAT2 STA (R0L,X) STORE BYTE INDIRECT
0892: A0 00 00116 LDY #$0
0894: 84 1D 00117 STAT3 STA R14H INDICATE R0 IS RESULT REG
0896: F6 00 00118 INR INC R0L,X
0898: D0 02 00119 BNE INR2 INCR RX
089A: F6 01 00120 INC R0H,X
089C: 60 00121 INR2 RTS
089D: A1 00 00122 LDAT LDA (P0L,X) LOAD INDIRECT (RX)
089F: 85 00 00123 STA R0L TO R0
08A1: A0 00 00124 LDY #$0
08A3: 84 01 00125 STA R0H ZERO HIGH-ORDER R0 BYTE
08A5: F0 ED 00126 BEQ STAT3 ALWAYS TAKEN
08A7: A0 00 00127 POP LDY #$0 HIGH ORDER BYTE = 0
08A9: F0 06 00128 BEQ POP2 ALWAYS TAKEN
08AB: D0 DD 08 00129 POPD JSR DCR
08AE: A1 00 00130 TAY DECR RX
08B0: 85 00 00131 JSR DCR POP HIGH-ORDER BYTE ORX
08B1: 20 DD 08 00132 POP2 SAVE IN Y-REG
08B4: A1 00 00133 LDA (R0L,X) DECR RX
08B6: 85 00 00134 STA R0L LOW-ORDER BYTE
08B8: 84 01 00135 STA R0H TO R0
08B9: A0 00 00136 POP3 LDY #$0 INDICATE R0 AS LAST
08BC: 84 1D 00137 R14H RESULT REG
08BD: 60 00138 RTS
08BF: 20 9D 08 00139 LDDAT JSR LDAT LOW BYTE TO R0, INCR RX
08C2: A1 00 00140 LDA (R0L,X) HIGH-ORDER BYTE TO R0
08C4: 85 01 00141 STA R0H
08C6: 4C 96 08 00142 JMP INR INCR RX
08C9: 20 8E 08 00143 STDAT JSR STAT STORE INDIRECT LOW-ORDER
08CC: A5 01 00144 STA R0H BYTE AND INCR RX. THEN
08CE: 81 00 00145 STA (R0L,X) STORE HIGH-ORDER BYTE.
08D0: 4C 96 08 00146 JMP INR INCR RX AND RETURN
08D3: 20 DD 08 00147 STPAT JSR DCR DECR RX
08D6: A5 00 00148 LDA R0L
08D8: 81 00 00149 STA (R0L,X) STORE R0 LOW BYTE ORX
08DA: 4C BA 08 00150 JMP POP3 INDICATE R0 AS LAST
08DD: B5 00 00151 DCR LDA R0L,Y RESULT REG
08DF: D0 02 00152 BNE DCR2 DECR RX
08E1: D6 01 00153 DEC R0H,X
08E3: D6 00 00154 DCR2 DEC R0L,X
08E5: 60 00155 RTS
08E6: A0 00 00156 SUB LDY #$0 RESULT TO R0
08E8: 38 00157 CPR SEC NOTE Y-REG = 13*2 FOR CPR
08E9: A5 00 00158 LDA R0L
08EB: F5 00 00159 SBC R0L,X
08ED: 99 00 00 00160 STA R0L,Y R0-RX TO PY
08F0: A5 01 00161 LDA R0H
08F2: F5 01 00162 SBC R0H,X LAST RESULT PEG#2
08F4: 99 01 00 00163 SUB2 STA R0H,Y CARRY TO LSB
08F7: 98 00164 TYA
08F8: 69 00 00165 ADC #$0
08FA: 85 1D 00166 STA R14H
08FC: 60 00167 RTS
08FD: A5 00 00168 ADD LDA R0L,X R0+RX TO R0
08FF: 75 00 00169 STA R0L
0901: 85 00 00170 ADC R0L,X
0903: A5 01 00171 STA R0H
0905: 75 01 00172 ADC R0H,X
0907: A0 00 00173 LDY #$0 R0 FOR RESULT
0909: F0 E9 00174 BEQ SUB2 FINISH ADD
090B: A5 1E 00175 BS LDA P1SL NOTE X-REG IS 12*2!
090D: 20 90 08 00176 JSR STAT2 PUSH LOW PC BYTE VIA R12
0910: A5 1F 00177 LDA P1SH PUSH HIGH-ORDER PC BYTE
0912: 20 90 08 00178 JSR STAT2
0915: 18 00179 BR CLC
0916: B0 0E 00180 BNC BCS BNC2 NO CARRY TEST
0918: B1 1E 00181 BRI LDA (R15L),Y DISPLACEMENT BYTE
091A: 10 01 00182 BPL BR2
091C: 88 00183 DEY
091D: 65 1E 00184 BR2 ADC P1SL ADD TO PC
091F: 85 1E 00185 STA P1SL
0921: 98 00186 TYA
0922: 65 1F 00187 ADC R1SH
0924: 85 1F 00188 STA P1SH
0926: 60 00189 BNC2 RTS
0927: B0 EC 00190 BC BCS BR
0929: 60 00191 RTS
092A: 0A 00192 BP ASL A DOUBLE RESULT-REG INDEX
092B: AA 00193 TAX TO X-REG FOR INDEXING
092C: B5 01 00194 LDA R0H,X TEST FOR PLUS
092E: 10 E8 00195 BPL BRI BRANCH IF SO
0930: 60 00196 RTS
0931: 0A 00197 BM ASL A DOUBLE RESULT-REG INDEX
0932: AA 00198 TAX
0933: B5 01 00199 LDA R0H,X TEST FOR MINUS
0935: 30 E1 00200 BMI BRI
0937: 60 00201 RTS
0938: 0A 00202 BZ ASL A DOUBLE RESULT-REG INDEX
0939: AA 00203 TAX
093A: B5 00 00204 LDA R0L,X TEST FOR ZERO
093C: 15 01 00205 ORA R0H,X (BOTH BYTES)
093E: F0 D8 00206 BEQ BRI BRANCH IF SO
0940: 60 00207 RTS
0941: 0A 00208 BNZ ASL A DOUBLE RESULT-REG INDEX
0942: AA 00209 TAX
0943: B5 00 00210 LDA R0L,X TEST FOR NONZERO
0945: 15 01 00211 ORA R0H,X (BOTH BYTES)
0947: D0 CF 00212 BNE BRI BRANCH IF SO
0949: 60 00213 RTS
094A: 0A 00214 BM1 ASL A DOUBLE RESULT-REG INDEX
094B: AA 00215 TAX
094C: B5 00 00216 LDA R0L,X CHECK BOTH BYTES
094E: 35 01 00217 AND R0H,X FOR $FF (MINUS 1)

```

memory locations like 6502 instructions. The main loop at SW16B repeatedly calls the "execute instruction" routine at SW16C which examines one op code for type and branches to the appropriate subroutine to execute it.

Subroutine SW16C increments the program counter (R15) and fetches the next op code which is either a register operation of the form OP REG (2 hexadecimal digits) with OP between hexadecimal 1 and F, or a nonregister operation of the form 0 OP with OP between hexadecimal 0 and D. Assuming a register operation, the register specification is doubled to account for the 2 byte SWEET16 registers and placed in the X register for indexing. Then the instruction type is determined. Register operations place the doubled register specification in the high order byte of R14 indicating the "prior result register" to subsequent branch instructions. Nonregister operations treat the register specification (right-hand half-byte) as their op code, increment the SWEET16 PC to point at the displacement byte of branch instructions, load the A-Reg with the "prior result register" index for branch condition testing, and clear the Y-Reg.

When Is an RTS Really a JSR?

Each instruction type has a corresponding subroutine. The subroutine entry points are stored in a table which is directly indexed by the op code. By assigning all the entries to a common page, only a single byte of address need be stored per routine. The 6502 indirect jump might have been used as follows to transfer control to the appropriate subroutine:

LDA #ADR H	High order address byte
STA IND+1	
LDA OPTBL,X	Low order byte
STA IND	
JMP (IND)	

To save code the subroutine entry address (minus 1) is pushed onto the stack, high order byte first. A 6502 RTS (ReTurn from Subroutine) is used to pop the address off the stack and into the 6502 program counter (after incrementing by 1). The net result is that the desired subroutine is reached by executing a subroutine return instruction! [This ironic situation is an example of what is commonly referred to as "cleverness."]

Op Code Subroutines

The register operation routines make use of the 6502 "zero page indexed by X" and "indexed by X indirect" addressing modes to access the specified registers and indirect data. The "result" of most register ops is left

Listing 2, continued:

0950: 49 FF	00218	EOR	#\$FF	
0952: F0 C4	00219	BEO	BRI	BRANCH IF SO
0954: 60	00220	RTS		
0955: 0A	00221 BNMI	ASL	A	DOUBLE RESULT-REG INDEX
0956: AA	00222	TAX		
0957: B5 00	00223	LDA	R0L,X	
0959: 35 01	00224	AND	R0H,X	CHK BOTH BYTES FOR NO \$FF
095B: 49 FF	00225	EOR	#\$FF	
095D: D0 B9	00226	BNE	BRI	BRANCH IF NOT MINUS 1
095F: 60	00227 NUL	RTS		
0960: A2 18	00228 RS	LDX	\$#18	12*2 FOR P12 AS STK PTRN
0962: 20 DD 08	00229	JSR	DCR	DEC R STACK POINTER
0965: A1 00	00230	LDA	(R0L,X)	POP HIGH RETURN ADR TO PC
0967: 85 1F	00231	STA	R1SH	
0969: 20 DD 08	00232	JSR	DCR	SAME FOR LOW-ORDER BYTE
096C: A1 00	00233	LDA	(R0L,X)	
096E: 85 1E	00234	STA	R1SL	
0970: 60	00235	RTS		
0971: 4C 3E 08	00236 RTN	JMP	RTNZ	
00237 *				
00238 * REG SAVE/RESTORE ROUTINES				
00239 * FOR NON-APPLE-II SYSTEMS				
00240 *				
0974: 85 45	00241 ASA V	EPZ	\$45	
0976: 86 46	00242 XSA V	EPZ	\$46	
0978: 84 47	00243 YSA V	EPZ	\$47	
097A: 08	00244 PSA V	EPZ	\$48	
097B: 68	00245 SAVE	STA	ASA V	
097C: 85 48	00246	STX	XSA V	SAVE 6502 REG CONTENTS.
097E: 60	00247	STY	YSA V	
097F: A5 48	00248	PHP		
0981: 48	00249	PLA		
0982: A5 45	00250	STA	PSA V	
0984: A6 46	00251	RTS		
0986: A4 47	00252 RESTORE	LDA	PSA V	
0988: 28	00253	PHA		
0989: 60	00254	LDA	ASA V	
098A: 46 46	00255	LDX	XSA V	RESTORE 6502 REG CONTENTS.
098C: 47	00256	LDY	YSA V	
0988: 25	00257	PLP		
0989: 60	00258	RTS		

Table 1:

SWEET16 OP CODE SUMMARY

Register Ops			Nonregister Ops		
1n	SET	Rn Constant (Set)	00	RTN	(Return to 6502 mode)
2n	LD	Rn (Load)	01	BR ea	(Branch always)
3n	ST	Rn (Store)	02	BNC ea	(Branch if No Carry)
4n	LD	@Rn (Load indirect)	03	BC ea	(Branch if Carry)
5n	ST	@Rn (Store indirect)	04	BP ea	(Branch if Plus)
6n	LDDB	@Rn (Load double indirect)	05	BM ea	(Branch if Minus)
7n	STD	@Rn (Store double indirect)	06	BZ ea	(Branch if Zero)
8n	POP	@Rn (Pop indirect)	07	BNZ ea	(Branch if NonZero)
9n	STP	@Rn (Store pop indirect)	08	BM1 ea	(Branch if Minus 1)
An	ADD	Rn (Add)	09	BNM1 ea	(Branch if Not Minus 1)
Bn	SUB	Rn (Sub)	0A	BK ea	(Break)
Cn	POPD	@Rn (Pop double indirect)	0B	RS	(Return from Subroutine)
Dn	CPR	Rn (Compare)	0C	BS ea	(Branch to Subroutine)
En	INR	Rn (Increment)	0D		(Unassigned)
Fn	DCR	Rn (Decrement)	0E		(Unassigned)
			0F		(Unassigned)

SWEET16 Operation Code Summary: Table 1 summarizes the list of SWEET16 operation codes, which are explained in further detail one by one in the descriptions which follow the table. The program of listing 2 implements the execution of these interpretive codes after a call to the entry point SW16. Return to the calling program and normal noninterpretive operation is accomplished with the RTN mnemonic of SWEET16.

SWEET16 – REGISTER OPERATIONS

SET Rn, Constant

1	n	low	high	(Set)
---	---	-----	------	-------

constant

The 2 byte constant is loaded into Rn (n = 0 to F, hexadecimal) and branch conditions set accordingly. The carry is cleared.

Example:

15 34 A0 SET R5, A034 R5 now contains A034

Example: 15 34 A0 SET R5, A034 R5 now contains A034

LD Rn	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>2</td><td>n</td></tr><tr><td> </td><td> </td></tr></table>	2	n			(Load)
2	n					
The ACC (R0) is loaded from Rn and branch conditions set according to the data transferred. The carry is cleared and the contents of Rn are not disturbed.						

The ACC (R0) is loaded from Rn and branch conditions set according to the data transferred. The carry is cleared and the contents of Rn are not disturbed.

Example: 15 34 A0 SET R5, A034
25 LD R5 ACC now contains A034

in the specified register and can be sensed by subsequent branch instructions since the register specification is saved in the high order byte of R14. This specification is changed to indicate R0 (ACC) for ADD and SUB instructions and R13 for the CPR (compare) instruction.

Normally the high order R14 byte holds the "prior result register" index *times* 2 to account for the 2 byte SWEET16 registers, and thus the least significant bit is zero. If ADD, SUB or CPR instructions generate carries, then this index is incremented, setting the least significant bit, which becomes a carry flag.

The SET instruction increments the program counter twice, picking up data bytes for the specified register. In accordance with 6502 convention, the low order data byte precedes the high order byte.

Most SWEET16 nonregister operations are relative branches. The corresponding subroutines determine whether or not the "prior result" meets the specified branch condition and if so update the SWEET16 program counter by adding the displacement value (-128 to +127 bytes).

The RTN operation restores the 6502 register contents, pops the subroutine return stack and jumps indirect through the SWEET16 program counter register. This transfers control to the 6502 at the instruction immediately following the RTN instruction.

The BK operation actually executes a 6502 break instruction (BRK), transferring control to the interrupt handler.

Any number of subroutine levels may be implemented within SWEET16 code via the BS (Branch to Subroutine) and RS (Return from Subroutine) instructions. The user must initialize and otherwise not disturb R12 if the SWEET16 subroutine capability is used since it is utilized as the automatic subroutine return stack pointer.

Memory Allocation and User Modifications


The only storage that must be allocated for SWEET16 variables are 32 consecutive locations in page zero for the SWEET16 registers, four locations to save the 6502 register contents, and a few levels of the 6502 subroutine return address stack. If you don't need to preserve the 6502 register contents, delete the SAVE and RESTORE subroutines and the corresponding subroutine calls. This will free the four page zero locations ASAV, XSAV, YSAV and PSAV.

You may wish to add some of your own

Text continued on page 159

IT ALL ADDS UP TO EDUCATIONAL **FUN**

The creators of the original Pocket Calculator Game Book now present two fun-filled new game books for use with that incredible machine that has found a place in almost every home.




By Edwin Schlossberg and John Brockman

THE KIDS' POCKET CALCULATOR GAME BOOK

by Edwin Schlossberg and John Brockman

A quick trip through elementary mathematics—fun and games with real purpose. The first book of its kind for kids from kindergarten through college. Illustrated with line drawings and cartoons.

\$6.95 hardcover \$3.95 paperbound



THE POCKET CALCULATOR GAME BOOK #2

by Edwin Schlossberg and

John Brockman

Even more popular in approach than its famous predecessor, this book is simpler, more accessible, and its games are more mathematically basic. Illustrated with line drawings and cartoons.

\$6.95 hardcover \$3.95 paperbound

WILLIAM MORROW

POP @Rn

8 | n

(Pop indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn after Rn is decremented by 1 and the high order ACC byte is cleared. Branch conditions reflect the final 2 byte ACC contents which will always be positive and never minus 1. The carry is cleared. Because Rn is decremented prior to loading the ACC, single byte stacks may be implemented with the ST @Rn and POP @Rn operations (Rn is the stack pointer).

Example:

15 34 A0	SET R5, A034	Init stack pointer.
10 04 00	SET R0, 4	Load 4 into ACC.
35	ST @R5	Push 4 onto stack.
10 05 00	SET R0, 5	Load 5 into ACC.
35	ST @R5	Push 5 onto stack.
10 06 00	SET R0, 6	Load 6 into ACC.
35	ST @R5	Push 6 onto stack.
85	POP @R5	Pop 6 off stack into ACC.
85	POP @R5	Pop 5 off stack.
85	POP @R5	Pop 4 off stack.

STP @Rn

9 | n

(Store pop indirect)

The low order ACC byte is stored into the memory location whose address resides in Rn after Rn is decremented by 1. Then the high order ACC byte is stored into the memory location whose address resides in Rn after Rn is again decremented by 1. Branch conditions will reflect the 2 byte ACC contents which are not modified. STP @Rn and PLA @Rn are used together to move data blocks beginning at the greatest address and working down. Additionally, single byte stacks may be implemented with the STP @Rn and LDA @Rn ops.

Example:

14 34 A0	SET R4, A034	Init pointers.
15 22 90	SET R5, 9022	
84	POP @R4	Move byte from A033 to 9021.
95	STP @R5	
84	POP @R4	Move byte from A032 to 9020.
95	STP @R5	

ADD Rn

A | n

(Add)

The contents of Rn are added to the contents of the ACC (R0) and the low order 16 bits of the sum restored in ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents.

Example:

10 34 76	SET R0, 7634	Init R0 (ACC) and R1.
11 27 42	SET R1, 4227	Add R1 (sum = B85B, carry clear)
A1	ADD R1	Double ACC (R0) to 70B6 with carry set.
A0	ADD R0	

SUB Rn

B | n

(Subtract)

The contents of Rn are subtracted from the ACC contents by performing a two's complement addition:

$$\text{ACC} - \text{ACC} + \overline{\text{Rn}} + 1$$

The low order 16 bits of the subtraction are restored in the ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents. If the 16 bit unsigned ACC contents are greater than or equal to the 16 bit unsigned Rn contents then the carry is set, otherwise it is cleared. Rn is not disturbed.

Example:

10 34 76	SET R0, 7634	Init R0 (ACC) and R1.
11 27 42	SET R1, 4227	Subtract R1 (diff = 340D with carry set)
A1	SUB R1	
A0	SUB R0	Clears ACC (R0)



POPD @Rn

C | n

(POP Double byte indirect)

Rn is decremented by 1 and the high order ACC byte is loaded from the memory location whose address now resides in Rn. Then Rn is again decremented by 1 and the low order ACC byte is loaded from the corresponding memory location. Branch conditions reflect the final ACC contents. The carry is cleared. Because Rn is decremented *prior* to loading each of the ACC halves, double byte stacks may be implemented with the STD @ Rn and POPD @ Rn operations. (Rn is the stack pointer).

Example:

15 34 A0	SET	R5, A034	Init stack pointer.
10 12 AA	SET	R0, AA12	Load AA12 into ACC.
75	STD	@R5	Push AA12 onto stack.
10 34 BB	SET	R0, BB34	Load BB34 into ACC.
75	STD	@R5	Push BB34 onto stack.
10 56 CC	SET	R0, CC56	Load CC56 into ACC.
75	STD	@R5	
C5	POPD	@R5	Pop CC56 off stack.
C5	POPD	@R5	Pop BB34 off stack.
C5	POPD	@R5	Pop AA12 off stack.

CPR Rn

D | n

(Compare)

The ACC (R0) contents are compared to Rn by performing the 16 bit binary subtraction ACC-Rn and storing the low order 16 difference bits in R13 for subsequent branch tests. If the 16 bit unsigned ACC contents are greater than or equal to the 16 bit unsigned Rn contents then the carry is set, otherwise it is cleared. No other registers, including ACC and Rn, are disturbed.

Example:

15 34 A0	SET	R5, A034	Pointer to memory.
16 BF A0	SET	R6, A0BF	Limit address.
10 00 00	LOOP	SET R0, 0	Zero data.
75		STD @R5	Clear 2 locs, incr R5 by 2.
25		LD R5	Compare pointer R5
D6		CPR R6	to limit R6.
02 F8		BNC LOOP	Loop if carry clear.

INR Rn

E | n

(Increment)

The contents of Rn are incremented by 1. The carry is cleared and other branch conditions reflect the incremented value.

Example:

15 34 A0	SET	R5, A034	Init R5 (pointer)
10 00 00	SET	R0, 0	Zero to R0.
55	ST	@R5	Clears loc A034 and incrs R5 to A035.
E5	INR	R5	Incr R5 to A036
55	ST	@R5	Clears loc A036 (not A035)

DCR Rn

F | n

(Decrement)

The contents of Rn are decremented by 1. The carry is cleared and other branch conditions reflect the decremented value.

Example: (Clear nine bytes beginning at loc A034)

15 34 A0	SET	R5, A034	Init pointer.
14 09 00	SET	R4, 9	Init count.
10 00 00	SET	R0, 0	Zero ACC.
55	LOOP	ST @R5	Clear a mem byte.
F4		DCR R4	Decr count.
07 FC		BNZ LOOP	Loop until zero.

SWEET16 Nonregister Instructions

RTN

O | O

(Return to 6502 mode)

Control is returned to the 6502 and program execution continues at the location immediately following the RTN instruction. The 6502 registers and status conditions are restored to their original contents (prior entering SWEET16 mode).

Shopping for a computer at the ByteShop is almost as much fun as building one.

Computers are fun. And affordable. Thousands of people are already using personal computers for TV games, video color graphics, digital music and lots of things nobody ever dreamed of — till now.

Until we came along the toughest part about getting started with computers was shopping for one. Now you can visit a ByteShop and put your hands on a wide variety of personal, hobby and business computers.

Arizona	Boulder
Phoenix—East	2040 30th St.
8113 N. Scottsdale Rd.	
Phoenix, West	Cocoa Beach
12654 N. 28th Drive	1325 N. Atlantic Ave., Suite 4
Tucson	Ft. Lauderdale
2612 E. Broadway	1044 E. Oakland Park
	Miami
	7825 Bird Road
California	Indiana
Berkeley	Indianapolis—North
1514 University Ave.	5947 E. 82nd St.
Burbank	Kansas
1812 W. Burbank Blvd.	Mission
Campbell	5815 Johnson Drive
2626 Union Ave.	Minnesota
Diablo Valley	Fagan
2989 N. Main St.	1434 Yankee Doodle Rd.
Fairfield	Montana
119 Oak Street	Billings
Fresno	1201 Grand Ave., Suite 3
3139 E. McKinley Ave.	New York
Hayward	Levittown
1122 "B" Street	2721 Hempstead Turnpike
Los Angeles	Rochester
3030 W. Olympic Blvd.	264 Park Avenue
Lawndale	Ohio
16508 Hawthorne Blvd.	Rocky River
Long Beach	19524 Center Ridge Rd.
5433 E. Stearns St.	Oregon
Marina Del Rey	Beaverton
4658 B	3482 SW Cedar Hills Blvd.
Admiralty Way	Portland
Mountain View	2033 SW 4th
1063 W. El Camino Real	Pennsylvania
Palo Alto	Bryn Mawr
2233 El Camino Real	1045 W. Lancaster Ave.
Pasadena	North Carolina
496 W. Lake Ave.	Raleigh
Placentia	1213 Hillsborough Street
123 E. Yorba Linda	South Carolina
Sacramento	Columbia
6041 Greenback Lane	2018 Green St.
San Diego	Utah
8250 Vickers-H	Salt Lake City
San Fernando Valley	261 S. State St.
18424 Ventura Blvd.	Washington
San Francisco	321 Pacific Ave.
321 Pacific Ave.	Santa Barbara
Santa Barbara	4 West Mission
4 West Mission	Stockton
Stockton	7910 N. Eldorado St.
7910 N. Eldorado St.	Thousand Oaks
2707 Thousand Oaks Blvd.	Ventura
Ventura	1555 Morse Ave.
14300 Beach Blvd.	Westminster
Colorado	Arapahoe County
Arapahoe County	3464 S. Acoma St.
3464 S. Acoma St.	Canada
	Vancouver
	2151 Burrard St.
	Winnipeg
	665 Century St.
	Japan
	Tokyo
	Towa Bldg., 1-5-9
	Sotokanda

BYTE SHOP
the affordable computer store

WARBLE ALARM

CAR-VAN CLOCK

WITH HEADLIGHT ALARM



COMPLETE KIT \$35.95

- ELAPSED TIMER
- SECONDS DISPLAY SWITCH
- 9 MINUTE SNOOZE ALARM
- SIMPLE 4 WIRE HOOK UP
- JUMBO 1/2" LED DISPLAY
- 1 TO 59 MINUTE COUNTDOWN TIMER RUNS SIMULTANEOUSLY WITH CLOCK!
- RUGGED ABS CASE

QUARTZ CRYSTAL ACCURACY

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

•

Text continued from page 154

instructions to this implementation of SWEET16. If you use the unassigned op codes \$0E and \$0F, remember that SWEET16 treats these as 2 byte instructions. You may wish to handle the break instruction as a SWEET16 call, saving two bytes of code each time you transfer into SWEET16 mode. Or you may wish to use the SWEET16 BK (Break) operation as a "CHAROUT" call in the interrupt handler. You can perform absolute jumps within SWEET16 by loading the ACC (R0) with the address you wish to jump to (minus 1) and executing a ST R15 instruction.

And as a final thought, the ultimate modification for those who do not use the 6502 processor would be to implement a version of SWEET16 for some other microprocessor design. The idea of a low level interpretive processor can be fruitfully implemented for a number of purposes, and achieves a limited sort of machine independence for the interpretive execution strings. I found this technique most useful for the implementation of much of the software of the Apple II computer; I leave it to readers to explore further possibilities for SWEET16. ■

BRK

0 A

(Break)

A 6502 BRK (break) instruction is executed. SWEET16 may be reentered non-destructively at SW16D after correcting the stack pointer to its value prior to executing the BRK.

RS

0 B

(Return from SWEET16 Subroutine)

RS terminates execution of a SWEET16 subroutine and returns to the SWEET16 calling program which resumes execution (in SWEET16 mode). R12, which is the SWEET16 subroutine return stack pointer, is decremented twice. Branch conditions are not changed.

BS ea

0 C

d d


Branch to SWEET16 Subroutine

A branch to the effective address (PC + 2 + d) is taken and execution is resumed in SWEET16 mode. The current PC is pushed onto a "SWEET16 subroutine return address" stack whose pointer is R12, and R12 is incremented by 2. The carry is cleared and branch conditions set to indicate the current ACC contents.

Example: (Calling a "memory move" subroutine to move A034-A03B to 3000-3007)

300: 15 34 A0	SET	R5, A034	Init pointer 1.
303: 14 3B A0	SET	R4, A03B	Init limit 1.
306: 16 00 30	SET	R6, 3000	Init pointer 2.
309: OC 15	BS	MOVE	Call move subroutine.
:			
320: 45	MOVE	LD @R5	Move one
321: 56	ST	@R6	byte.
322: 24	LD	R4	
323: D5	CPR	R5	Test if done.
324: 04 FA	BP	MOVE	
326: 0B	RS		Return.

The Best of BYTE, Volume 1



The volume we have all been waiting for! The answer to those unavailable early issues of BYTE. Best of BYTE, edited by Carl Helmers Jr and David Ahl. This 384 page book is packed with a majority of material from the first 12 issues. Included are 146 pages devoted to "Hardware" and how-to articles ranging from TV displays to joysticks to cassette interfaces, along with a section devoted to kit building which describes seven major kits. "Software and Applications" is the other side of the coin: on-line debuggers to games to a complete small business accounting system is included in this 125 page section. A section on "Theory" examines the how and why behind the circuits and programs. "Opinion" closes the book with a look ahead, as to where this new hobby is heading. It is now available through BITS Inc for only \$11.95 and 50 cents postage.

Name _____

Address _____

City _____ State _____ Zip _____

Price of Book \$ _____

Postage, 50 cents \$ _____

Total \$ _____

Check enclosed

 Bill MC # _____ Exp. Date _____

 Bill BA # _____ Exp. Date _____

Signature _____

In unusual cases, processing may exceed 30 days. All orders must be prepaid.

You may photocopy this page if you wish to leave your BYTE intact.