Memory Calculation

Reference:

- OS, CompArch, Ad CompArch @ Cambridge
- CS 152: Computer Architecture and Engineering Final Exam @ UC Berkeley
- · Cache: wiki page

By default, the unit used is 1 bit. Note that 1 Byte = 8 bits, i.e. 0x _ _ in HEX.

Given page size of 1MB (2^{20}), Frame Offset (FO) = Page O. (PO) = $\log_2(\text{page size}) = \log_2 1\text{MiB} = 20$.

Physical memory $P = \{1,...,M\}$ (RAM) is divided into frames.

- ullet If the physical address space is 32-bit, then the physical address space is 2^{32} .
- Physical address = Physical Frame No. (PFN) + Frame Offset (FO),

```
~ 1-level Page Table
```

Secondary storage memory $\{1,...,K\}$, e.g. on disk.

Virtual memory $V=\{1,...,N\}$, including physical and secondary storage memory, is divided into pages. Usually $N\gg M\gg K$.

- ullet If the virtual address space is 48-bit, then the virtual address space is 2^{48} .
- Virtual address = Virtual Page No. (VPN) + Page Offset (PO),

Page Table maps the virtual pages to the physical frames $V \to P$, where the offset is the same in both cases, i.e. PO=FO.

- PTE is indexed by virtual page number (VPN).
- PTE (16) = PFN (12) + RWXI (4),

Translation Lookaside Buffer (TLB) $V o P \cup (K \cup \emptyset)$ (hit or miss).

- fully associative cache with a small number of Page Table Entries (PTE) for faster access.
- TLB entry (44) = VPN (28) + PFN (12) + Metadata (4),

Summary

Consider a system with the following specifications:

OS

- 32-bit physical address space
- 48-bit virtual address space
- Page size 1MB (2²⁰)
- assume: 1-level page table
- PTE and TLB entries contain 4 bits of metadata [RWXI]

Cache

- 16KiB directed-mapped / fully-associative L1 cache with 16 B cache-lines.
- 64KiB 4-way set-associative L1 cache with 16 B cache-lines.
- assume: all accesses are 4 bytes long and entirely complete before the next one starts.

Cache: assume all accesses are 4 bytes long and entirely complete before the next one starts.

 />

Warning: distinguish between data address and value, e.g. load a byte (or word) from memory address 0x FFFF FFFF,

```
READBYTE Øx FFFF FFFF
READWORD Øx FFFF FFFC
```

Two types of problems for virtual memory:

- synonyms: two VAes map to the same PA (index aliasing).
 - coherence problem, e.g., conflicting cache states, whether cached, are flushed.
 - o solved by using non-overlapping physical memory for different virtual addressing.
 - or (part of) the cache must be flushed when the virtual-to-physical mapping changes.
- homonyms: same VA map to different PAes.
 - e.g. after context switch, virtual-to-physical mapping changes.
 - solved by adding process ID to the VA or VIPT.

Virtual addressing and caching,

- TLB + Physically-Indexed Physically-Tagged (PIPT),
 - ✓ I/O mostly uses physical addresses.

 - X TLB delay for all accesses.
- Virtually-Indexed Virtually-Tagged (VIVT).
 - ✓ Faster, TLB delay only for misses, bringing data from PA.
 - X IO mostly uses physical addresses.
 - X homonyms and synonyms.
 - × require copy permission info for each cache entry.
- Virtually-Indexed Physically-Tagged (VIPT)
 - Physical tag: index into the physical cache.
 - parallel with TLB lookup VPN -> PFN if, and check the tag.
 - index bits taken within the part of not translated PO (rule).
 - limitation: cache size < page size * associativity (# ways).</p>
 - ✓ Faster / lower latency.
 - √ homonyms, where the physical tag PPN + PO can help detecting.
 - × synonyms, when (rule) is not satisfied.
 - multiple VPNs map to the same PFN

```
I----VPN----I----PO----I virtual addressing
I--PFN--I---INDEX+BO---I cache addressing
```

- solved by storing part of the VPN in the shared cache.
- o hit √; TLB miss ×;
- Physically-Indexed Virtually-Tagged (PIVT)

× useless and mostly non-existent.

Cache address = Tag [+ Index] + Offset, where

- set index selects the cache line for non-fully associative caches,
- tag checks validity of the cache line (AND gate),
- offset selects the word within the cache line (MUX gate).

Set index is the number of bits needed to select a cache line.

- 16KiB cache with 16 B cache-lines.
- total number of cache lines = cache size / block size = 16KiB / 16B = 2^{10} .
- ullet number of lines / way = number of cache lines / number of ways = 2^{10} .
- set index is log_2 (number of lines / way) = 10 bits.

Hence,

```
\begin{aligned} \text{cache size} &= \# \text{lines} \times \text{block size (bytes / line)}. \\ &= \text{associativity ($\#$ ways)} \times 2^{\text{index}} (\# \text{ sets}) \times \text{block size (bytes / line)}. \\ &= \text{associativity ($\#$ ways)} \times 2^{\text{index+block offset}} (\text{bytes / way}) \end{aligned}
```

Cache line (or block) = Tag + MESI + Word 1 + ... + Word 4, which contains 4 words (16 bytes) in total, for spatial locality.

Block offset is the number of bits needed to select a word within a cache line.

- $\log_2 4 = 2$ bits, if we select a word (by default).
- $\log_2 16 = 4$ bits, if we select a byte.

Tag is the upper address bits, i.e. the remaining bits after index and offset.

Direct-mapped cache, also known as 1-way set associative.

Each block only maps to a single cache line.

For each cache line = tag + MSI + Word 1 + ... + Word 4,

Fully-associative cache, N*M-way set associative.

Each block can be placed any line in the cache and the hardware checks all cache lines in parallel, i.e. no index.

For each cache line = tag + MSI + Word 1 + ... + Word 4,

```
      I cache
      I tag (30)
      I MSI | word 1
      I ... | word 4
      I

      I ----- | ---- | ---- | ---- | ---- | ---- | ---- |
      I parallel ... | ... | ... | ... | ... | ... | ... |
      I way i | tag
      I S | 0x _ _ *4 | ... | 0x _ _ *4 |
      I parallel ... | ... | ... | ... | ... |
```

N-way set-associative cache

Each memory block maps to a set among M sets, each containing N lines, which is a compromise between the two above types of caches.

64KiB (4x) 4-way set-associative L1 cache with the same cache line setup.

- number of cache lines = 64KiB/16 = 4KiB, number of ways = 4,
- number of sets in each way = $4KiB/4 = 1KiB \sim 2^{10}$,
- set index = $\log_2 2^{10} = 10$ bits.
- i.e. exactly the same as the 64/4=16KiB direct-mapped cache above.

With 4 ways, to be checked in parallel,