Comparative Architectures

Source

- IB Architecture / Computer Design
- IB Compiler Construction
- II Advanced Computer Architecture / Comparative Architectures
- Computer architecture: a quantitative approach
 - Hennessy, J.L. & Patterson, D.A (2011)

Analogue and digital

 What are the advantages and disadvantages of analogue computers over their digital counterparts?

| | analogue (oscilloscope) | digital computer |
|---------------------|--------------------------------------|------------------------------------|
| feature | continuous values / physical data | discrete values / binary system |
| speed | slow | fast |
| memory capacity | low or limited | large |
| reliable / accurate | no (checksum) | yes |
| usage, arch | complicated | easy |
| result | voltage signals | computer screen |
| energy | current power-hungry | lower power |
| reprogram | wirable | reconfigurable |
| communication | radio signal (speed) | bus, wire (1/10 speed of light) |

Relationship: Analog = Quantize [0,255] saturated by Max \implies Digital

Digital computer system comes from analog and the conversion has a cost.

Digital one has repeatable complex components, Inductor.

Modern Compiler

Key takeaway from translator (interpreter) shown in Compiler Lecture,

- Divide from single into two stages
 - Compile (inspect)
 - Interpret (compute)

- Divide from single into two stacks (memories)
 - o instruction stack / IM

PUSH, POP, MK_PAIR

- o data value stack / DM
- Separation of the two memories (Instruction and Data)
 - o allows for simultaneous access
 - an instruction can be read while a data memory is read or written in the same cycle.
 - more difficult with a unified cache/memory.
 - o instruction memory is read-only and has less circuitry.
 - has no dirty bits, no write back, etc
 - the IM and DM can have different associativity

Flynn's Taxonomy

Based on parallelism on instruction and data streams

- SISD
 - o A simple processor
- MISD
 - Used for redundancy
- SIMD
 - Vector processing
 - o Energy-efficient
- MIMD
 - o Multicore, standard general purpose CPUs

Architectures comparison

Source: Classifying Instruction Set Architectures (Textbook A.2)

| Architecture | Accumulator | Stack | Register File |
|--|---|---|---|
| operands: from memory and | acc + 3 = 4 | top of the stack | rs1, rs2 (disjoint), rd orthogonal needs less |
| instruction density | shortest less mem space | concise (short instr) | longer |
| von Neumann bottleneck (Mem bus) | worse for mem (RTT) mem bus 2x CPU ⇔ 2x frequency | store imm in stack (near) If stack is full, memory | store in cache (nearer) fast mem access |

| Architecture | Accumulator | Stack | Register File |
|----------------------|--------------------------------|--|--------------------------|
| caching | hard to predict | predictable | in the middle |
| power consumption | less few memory accesses | less for control few memory accesses | most multi-issue |
| multi-issue | 0 | 0 | Yes |
| performance | Calculator ENIAC | razer printer, compiler(JVM) Hard for queue, list, swap | modern CPU IC best |

Addressing and cache

| | virtual addressing | physical addressing |
|------------------------------|--|---|
| index / hit time | fast, check within offset permission check TLB later | slow, wait translation south bridge hw (address space) |
| address after context switch | same virtual for different physical addresses | different physical addresses |
| prefetchable | Yes | no (update rather than cache) |
| aliasing (different virtual) | yes (coherence problems) | No |
| others | homonyms problem (different physical if not flush) | network package (last bit) not write mergeable (two core write) |

Depending on the index and tag addressing mode:

• VIPT, VIVT, PIPT, PIVT cache