

# DCS Lab7 Matrix Multiplication

許凱捷


## Discrete Cosine Transform

- 本次Lab需要設計計算DCT的電路
- $dct = D A D^T$
- 矩陣D已附在design內(dctmtx),為fixed-point格式,由1-bit sign, 0-bit integer, 7-bit fraction組成,因此計算過程與整數相同,只需在每完成一次矩陣乘法後將結果除以128即可

```
\gg D =dctmtx(4)
    0.5000
               0.5000
                          0.5000
                                    0.5000
               0.2706
                         -0.2706
    0.6533
                                    -0.6533
              -0.5000
                         -0.5000
    0.5000
                                    0.5000
    0.2706
              -0.6533
                         0.6533
                                   -0.2706
```

#### Hint


- 依序將input存入暫存器
- 使用4個乘法器,用內積的方式每cycle進行4個乘加法算出一個element,將結果除以128後(因為fixed-point乘法) 存入另一組暫存器,共16 cycle
- 經過兩輪矩陣乘法,將結果輸出



## DCT.sv


Input Signal	Bit Width	Definition
clk	1	10 ns Clock for 1 cycle
rst_n	1	Asynchronous reset when reset negedge, all output should be zero
in_valid	1	High for 16 cycle
in_data	8	raster scan order 輸入4x4矩陣


Output Signal	Bit Width	Definition
out_valid	1	High for 16 cycle
out_data	10	raster scan order 輸出input矩陣的DCT, 為4x4矩陣



CIU.EE, Hsmchu, Taiwa

## Waveform





#### Note

- 請留意乘加法為signed運算
- 注意乘法輸出bit數
- 本次Lab已附上部分FSM和將 input存入inbuffer的code,各 位同學可基於此繼續完成矩陣 乘法部分即可。

```
always ff@(posedge clk or negedge rst_n)begin
   if (~rst n)begin
        STATE<=0;
        out valid<=0;
        out data<=0;
   else begin
        STATE<=NS;
        out valid<=
        out data<=
   end
end
always comb begin
    case (STATE)
        IDLE:begin
            if (in valid)
                             NS = INPUT;
                             NS = STATE:
        end
        INPUT:begin
                             NS =
            if(~in valid)
                             NS = STATE;
        OUTPUT:begin
                             NS = IDLE:
                             NS = STATE;
        end
        default:begin
            NS = STATE;
        end
   endcase
end
always ff@(posedge clk or negedge rst n)begin
   if (~rst n)begin
        input cnt<=0;
   else begin
        if (in valid) begin
            input cnt<=input cnt+1;
        else begin
            input_cnt<=0;
   end
end
always ff@(posedge clk)begin
   if (in_valid) begin
        inbuffer[input_cnt[3:2]][input_cnt[1:0]] <= in_data;
```

# Spec

- All outputs must have asynchronous negativeedge reset.
- 01\_RTL needs to pass.
- 02\_SYN should have no errors or latches.
- 02\_SYN's timing slack must be met.
- 03\_GATE needs to pass without timing violation.

### Command

- tar -xvf ~dcsta01/Lab07.tar
- Upload
  - cd 09\_upload
  - ./01\_upload
  - ./02\_download demoX

Demo1: 4/27(Thursday), 16:20:00

Demo2: 4/27(Thursday), 23:59:59