
Y_n_i
A[2:0]
O[7:0]
RTL_ROM
Y_n_i__0
S=1'b0
I0[7:0]
S=default
I1[7:0]
O[7:0]
S
RTL_MUX
enable0_i
I0
I1
O
RTL_AND
enable_i
I0
I1
O
RTL_AND