
q_i
S=1'b0 I0[3:0]
S=default I1[3:0]
O[3:0]
S
RTL_MUX
q0_i
I1
I0[3:0]
+
O[3:0]
RTL_ADD
q_i__0
S=1'b0 I0
S=default I1
O
S
RTL_MUX
q0_i__0
I0
I1
O
RTL_AND
q_reg[3:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
rco0_i
I0[3:0]
I1[3:0]
=
O
RTL_EQ
rco_i
I0
I1
O
RTL_AND