u_adder

adder_32bit

CFOF

SF

ZF n/c

sub

a[31:0]

b[31:0]

result[31:0]

u_high

cla_16bit

cin

cout gg n/c pg n/c a[15:0] b[15:0]

sum[15:0]

u_low

cla_16bit

cin

cout gg n/c pg n/c a[15:0] b[15:0]

sum[15:0]

u0

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

u1

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

u2

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

u3

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

u0

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

u1

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

u2

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

u3

cla_4bit

cin

cout n/c gg

pg

a[3:0] b[3:0] sum[3:0]

OF0_i__0 RTL_AND

I0

I1 O OF1_i RTL_AND

I0

I1 O OF1_i__0 RTL_AND

I0

I1 O =ZF_i RTL_EQO

I0[31:0]
I1[31:0]

b_eff_i RTL_XOR

I0[31:0]

I1[31:0] O[31:0] =

use_sub1_i RTL_EQO

I0[2:0] V=B"001" I1[2:0]

c4_i RTL_OR

I0

I1 O

c8_i RTL_OR

I0

I1 O

c12_i RTL_OR

I0

I1 O c16_i RTL_OR

I0

I1 O

c40_i RTL_AND

I0

I1 O

c80_i RTL_OR

I0

I1 O

c80_i__0 RTL_AND

I0

I1 O

c81_i RTL_AND

I0

I1 O

c81_i__0 RTL_AND

I0

I1 O

c120_i RTL_OR

I0

I1 O

c120_i__0 RTL_AND

I0

I1 O

c121_i RTL_OR

I0

I1 O

c121_i__0 RTL_AND

I0

I1 O

c121_i__1 RTL_AND

I0

I1 O

c122_i RTL_AND

I0

I1 O

c122_i__0 RTL_AND

I0

I1 O

c160_i RTL_AND

I0

I1 O

c161_i RTL_AND

I0

I1 O

gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O

pg_i RTL_REDUCTION_AND

I0[3:0] O =

use_sub0_i__0 RTL_EQO

I0[2:0] V=B"100" I1[2:0]

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] pg_i RTL_REDUCTION_AND

I0[3:0] O

sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0]

use_sub0_i RTL_OR

I0

I1 O

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] pg_i RTL_REDUCTION_AND

I0[3:0] O

sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0]

use_sub_i RTL_OR

I0

I1 O

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] pg_i RTL_REDUCTION_AND

I0[3:0] O

sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0]

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] pg_i RTL_REDUCTION_AND

I0[3:0] O

sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0]

pg_i RTL_REDUCTION_AND

I0[3:0] O

c4_i RTL_OR

I0

I1 O

c8_i RTL_OR

I0

I1 O

c12_i RTL_OR

I0

I1 O c16_i RTL_OR

I0

I1 O

c40_i RTL_AND

I0

I1 O

c80_i RTL_OR

I0

I1 O

c80_i__0 RTL_AND

I0

I1 O

c81_i RTL_AND

I0

I1 O

c81_i__0 RTL_AND

I0

I1 O

c120_i RTL_OR

I0

I1 O

c120_i__0 RTL_AND

I0

I1 O

c121_i RTL_OR

I0

I1 O

c121_i__0 RTL_AND

I0

I1 O

c121_i__1 RTL_AND

I0

I1 O

c122_i RTL_AND

I0

I1 O

c122_i__0 RTL_AND

I0

I1 O

c160_i RTL_AND

I0

I1 O

c161_i RTL_AND

I0

I1 O

gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O

pg_i RTL_REDUCTION_AND

I0[3:0] O

p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0]

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] pg_i RTL_REDUCTION_AND

I0[3:0] O

sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0]

gg2_i__0 RTL_AND

I0

I1 O

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] pg_i RTL_REDUCTION_AND

I0[3:0] O

sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] gg2_i RTL_AND

I0

I1 O

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

gg1_i__1 RTL_AND

I0

I1 O

gg2_i RTL_AND

I0

I1 O

gg2_i__0 RTL_AND

I0

I1 O p_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] pg_i RTL_REDUCTION_AND

I0[3:0] O

sum_i RTL_XOR

I0[3:0]

I1[3:0] O[3:0] gg1_i__1 RTL_AND

I0

I1 O

c1_i RTL_OR

I0

I1 O

c2_i RTL_OR

I0

I1 O

c3_i RTL_OR

I0

I1 O

c4_i RTL_OR

I0

I1 O

c10_i RTL_AND

I0

I1 O

c20_i RTL_OR

I0

I1 O

c20_i__0 RTL_AND

I0

I1 O

c21_i RTL_AND

I0

I1 O

c21_i__0 RTL_AND

I0

I1 O

c30_i RTL_OR

I0

I1 O

c30_i__0 RTL_AND

I0

I1 O

c31_i RTL_OR

I0

I1 O

c31_i__0 RTL_AND

I0

I1 O

c31_i__1 RTL_AND

I0

I1 O

c32_i RTL_AND

I0

I1 O

c32_i__0 RTL_AND

I0

I1 O

c40_i RTL_AND

I0

I1 O c41_i RTL_AND

I0

I1 O

g_i RTL_AND

I0[3:0]

I1[3:0] O[3:0] gg_i RTL_OR

I0

I1 O

gg0_i RTL_OR

I0

I1 O

gg0_i__0 RTL_AND

I0

I1 O

gg1_i RTL_OR

I0

I1 O

gg1_i__0 RTL_AND

I0

I1 O

OF0_i RTL_AND

I0

I1 O OF_i RTL_OR

I0

I1 O CF0_i RTL_INV

I0 O CF_i RTL_MUX

S=1'b1 I0

S=default I1 O S =

use_sub1_i__0 RTL_EQO

I0[2:0] V=B"011" I1[2:0]

result0_i__0 RTL_XOR

I0

I1 O

result0_i RTL_OR

I0[31:0]

I1[31:0] O[31:0] result_i RTL_MUX

S=3'b000 I0[31:0] S=3'b001 I1[31:0] S=3'b010 I2[31:0] S=3'b011 I3[31:0] S=3'b100 I4[31:0] S=3'b101 I5[31:0] S=default I6[31:0] O[31:0] S[2:0] =ZF_i RTL_EQO

I0[31:0]
I1[31:0]

OF_i RTL_MUX

S=3'b000 I0
S=3'b001 I1
S=3'b010 I2
S=3'b011 I3
S=3'b100 I4
S=3'b101 I5

S=default I6 O

S[2:0] CF_i RTL_MUX

S=3'b000 I0
S=3'b001 I1
S=3'b010 I2
S=3'b011 I3
S=3'b100 I4
S=3'b101 I5

S=default I6 O

S[2:0]