Legal Issues to Consider

Ethics

Morals - Ethics

```
Values Principles Golden Rule Transitivity
```

We, the members of the IEEE, in recognition of the importance of our technologies in affecting the quality of life throughout the world, and in accepting a personal obligation to our profession, its members and the communities we serve, do hereby commit ourselves to the highest ethical and professional conduct and agree:

- 1. to accept responsibility in making engineering decisions consistent with the safety, health and welfare of the public, and to disclose promptly factors that might endanger the public or the environment; 2. to avoid real or perceived conflicts of interest whenever possible, and to disclose them to affected
- 3. to be honest and realistic in stating claims or estimates based on available data;

parties when they do exist;

and to credit properly the contributions of others;

quences;

- 4. to reject bribery in all its forms; 5. to improve the understanding of technology, its appropriate application, and potential conse-
- 6. to maintain and improve our technical competence and to undertake technological tasks for others only if qualified by training or experience, or after full disclosure of pertinent limitations; 7. to seek, accept, and offer honest criticism of technical work, to acknowledge and correct errors,
- 8. to treat fairly all persons regardless of such factors as race, religion, gender, disability, age, or national origin;
- 9. to avoid injuring others, their property, reputation, or employment by false or malicious action; 10. to assist colleagues and co-workers in their professional development and to support them in following this code of ethics.

DILBERT® by Scott Adams



© UFB, fnc.

Origins:

- Large investments in pipeline
- Tensions between engineering and marketing

Incorporate into the design:

- No single solution to the problem
- Failure mode analysis
- Apply safety standards
- Redundancy for reliability
- Inhibit misuse
- Tight cost/schedule estimates
- Design reviews

Intellectual Property & Legal Liability

Patents

Trade Secrets

Copyrights



- Citation of prior art
- Patents
 Operation/reduce to practice
 - Claims

Trade Secrets

Copyrights

United States Patent Pangal	(i0) Patent No.: US (45) Date of Patent:	6,779,013 B2 Aug. 17, 2004
(54) FLOATING POINT OVERFLOW AND SIGN DETECTION (25) Invenior: Amaresh Pangal, Hillsberg, OR (US)	Ide, N., et al., "2.44-GFLOPS 300 Vector-Processing Unit for High-Per ics Computing", <i>IEEE Journal of So</i> 35, 1025-1033, (Jul. 2000).	(12) United States Latent
(75) Inventor: Amaresh Pangal, Hillsboro, OR (US) (73) Assignee: Intel Corporation, Santa Clara, CA (US) (*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 368 days. (21) Appl. Not. 99/873,744 (22) Filed: Jun. 4, 2001 (65) Prior Publication Data US 2002/0194239 A1 Dec. 19, 2002 (S8) Field of Search 708/503, 501 (S8) Field of Search 708/503, 501 (S6) References Clied U.S. PATENT DOCUMENTS 5,764,899 A 61799 Patrol et al. 327/201 5,803,739 A 41799 Clars 327/201 5,903,739 A 51990 Tata 327/201 5,903,739 A 51990 Tata 727/201 5,903,651 A 11/1999 Marg et is 708/501 6,485,752 B 1 1/1990 Chapter 708/501 OTHER PUBLICATIONS Beaumont-Smith, A, et al., "Reduced Latency IEEE Floriding-Point Sandard Adder Architectures", Proceedings of the 1-lif IEEE Symposium on Computer Arithmetic, 8 gps. Even, G, et al., "On the Design of IEEE Compilant Floating-Point Sandard Adder Architectures", Proceedings of the 1-lif IEEE Torancetions on Computers, vol. 49, 398-413, (May 2000) Goin, G., et al., "A 54-54-b Regularly Structured Tree Multiplier", IEEE Torancetions on Computers, vol. 27, 1229–1236, (Sep. 1992).	35, 1025–1033, [eh. 2000). Klass, F., "Semi-Dynamic and Dyn Eashedded Logic", Proceedings of at Circuits, Digest of Technical Payers Circuits Sex. Sapas Soc. Appl. Phys. Common. Eng. Japan, pp. 108–109, Lee, K.T. et al., "I Gibt Leading Z Independent Sign-Ba Dotermination sims on VLSI Circuits Digest of Techn (2000). Pariovi, H., et al., "How-Through gered Flip-Peop Hybrid Elements." P International Solid-State Circuits of International Solid-State Circuits (Crostic Technics Technics of Technics Circuits (List continued on ner Primary Examiner—Tun V. Mail (74) Aburney, Agous, or Firm—S Vivessener & Kluth, P.A. (57) ABSTRACT A multiply-accumulate circuit includ generate a product with a binary exp curry-wave format. The prochect is or having a three bit exponent and a fill carry-wave format for accumulation. metalases the converted products back loop. The adder operates on representations having exponent adder exponent adder exponent path are limited in air voicided in the adder manistes path, of thirty-two, and exponent adder exponent and the adder manistes path, of thirty-two bits is provided by a c 20 Claims, 10 Drawin	(65) Trior Publication Bata US 2002/0194239 A1 Dec. 19, 2002 (51) Int. Cl. 7 G06F 7/44 (52) U.S. Cl. 708/503 (58) Field of Search 708/503, 501 (56) References Cited U.S. PATENT DOCUMENTS 5,764,089 A 6/1998 Partovi et al. 327/200 5,808,330 A 4/1999 Klass 327/210 5,900.759 A 5/1999 Tam 327/200
M (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	30 V V V V V V V V V V V V V V V V V V V	5,993,051 A * 11/1999 Jiang et al

Aug. 17, 2004 (45) Date of Patent:

Ide, N., et al., "2.44-GFLOPS 300-MIIz Floating-Point NG POINT OVERFLOW AND SIGN Vector-Processing Unit for High-Performance 3-D Graph-TION ics Computing", IEEE Journal of Solid-State Circuits, vol

Wosessner & Kluth, P.A.

pitas, CA, 40 pgs., (1996).

Primary Examiner-Tan V. Mai

(2000).

35, 1025-1033, (Jul. 2000).

ABSTRACT

(57) A multiply-accumulate circuit includes a compressor tree to generate a product with a binary exponent and a mantissa in carry-save format. The product is converted into a number having a three bit exponent and a fifty-seven bit mantissa in carry-save format for accumulation. An adder circuit accu-

Klass, F., "Semi-Dynamic and Dynamic Flip-Flops with

Embedded Logic", Proceedings of the Symposium on VLSI

Circuits, Digest of Technical Papers, Honolulu, HI, IEEE Circuits Soc. Japan Soc. Appl. Phys. Inst. Electron., Inf. &

Lee, K.T., et al., "I GHz Leading Zero Anticipator Using

Independent Sign-Bit Determination Logic", 2000 Symposium on VLSI Circuits Digest of Technical Papers, 194-195,

Partovi, H., et al., "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements", Proceedings of the IEEE

International Solid-State Circuits Conference, Digest of

Technical Papers and Slide Supplement, NexGen Inc., Mil-

(List continued on next page.)

(74) Attorney, Agent, or Firm-Schwegman, Lundberg,

Commun. Eng. Japan, pp. 108-109, (1998).

Magnitude comparator 325 operates in parallel with adder

mantissa path 324, so MC is available for sign detection

circuit 1104 at substantially the same time as Msum. In this

manner, the operation of sign detection circuit I104 does not

appreciably increase the delay within the feedback loop.

CONCLUSION

The method and apparatus of the present invention pro-

vide a fast multiply-accumulate operation that can be made

compliant with any floating point format. Furthermore, the

method and apparatus of the present invention can provide

precision comparable to the precision available using prior

art double precision arithmetic units, in part because the

mantissa fields are expanded. In some embodiments, IEEE,

standard single precision operands are multiplied and the

products are summed. The multiplier includes a compressor

tree to generate a product with a binary exponent and a

mantissa in carry-save format. The product is converted into

a number having a three bit exponent and a fifty-seven bit

mantissa in corry-save format for accumulation. An adder

circuit accumulates the converted products in curv-save

format. Because the products being summed are in carry-

save format, post-normalization is avoided within the adder

feedback loop, in addition, because the adder operates on

Boating point number representations having exponents with

a least significant bit weight of thirty-two, exponent com-

perisons within the odder exponent path are fast, and vari-

able shifters can be avoided in the adder mantisso path.

When the adder is not pipelined, a fast single cycle accu-

mulation is realized with the method and apparatus of the

It is to be understood that the above description is

intended to be illustrative, and not restrictive. Many other

embediments will be apparent to those of skill in the art

upon reading and understanding the above description. The

reference to the appended claims, along with the full scone

of equivalents to which such claims are entitled.

nent to a second weight; and

an accumulated exponent; and

scope of the invention should, therefore, be determined with

I. A floating point multiply-accomulate circuit compris-

an exponent summer to sum two input exponents

an exponent conversion unit coupled to the output of

an exponent accumulation stage to accumulate the

a munissa multiplier to multiply two input mantissas

that includes a sum field and a carry field;

and produce a product mantissa in carry-save format

field responsive to the exponent conversion unit in

converted product exponent and to choose a larger

exponent from the converted product exponent and

having a first weight to produce a product expenent;

the exponent summer, to convert the product expo-

present invention.

What is claimed is:

an exponent path including:

a mantissa path including:

the exponent path; and

C)

US 6,779,013 B2

Sign

an exponent path including:

an exponent summer to sum two input exponents having a first weight to produce a product exponent an exponent conversion unit coupled to the output of

the exponent summer, to convert the product exponent to a second weight; and an exponent accumulation stage to accumulate the

converted product exponent and to choose a larger exponent from the converted product exponent and an accumulated exponent; and

a mantissa nath including:

a mantissa multiplier to multiply two input mantissas

a mantissa shifter to shift the sum field and the carry field responsive to the exponent conversion unit in

and produce a product mantissa in carry-save format that includes a sum field and a carry field:

the exponent path; and 7. The floating point multiply-accumulate circuit of ci

detection circuit. 25 8. The floating point multiply-accumulate further comprising a magnitude compar

circuit is responsive to the magnitude comm 9. The floating point multiply-accumulate

6 wherein the post-normalization stage is turned off until accumulation is complete. 10. The floating point multiply-account

to convert the product exponent to have a lea 35 weight equal to thirty-two.

computer, comprising:

two floating point exponents to form a converting the product to have a different bit weight exponent field:

accumulating the converted product in ea detecting overflow as a function of two bits of a sum field of an accumulated post-normalizing the accumulated produc

13. The method of claim 11 wherein co

shifting a mantissa of the product by an a the value of the least significant five by

zeroing the least significant five bits of an product.

14. The method of claim 11 wherein accur

a mantissa accumulator to accumulate shifted pr muntissas in carry-save format, the mantissa melator including an overflow detection ci responsive to two most significant bits of a sum output from the mantissa accumulator.

2. The floating point multiply-accumulate circuit of I wherein the overflow detection circuit comprise exclusive or oute.

3. The floating point multiply-accumulate circuit of

the least significant five bits of the product exponent. 4. The floating point multiply-accumulate circuit of c

1 wherein the mantissa shifter is configured to shift the field and carry field of the product mantissa by a numb bit positions equal to a value of the least significant five 15 of the product exponent.

L wherein the mantissa accumulator comprises four-to

with the mantissa accumulator, wherein th

claim I wherein the exponent conversion or

11. A method performed within a progra

multiplying two floating point mantissa

12. The method of claim 11 wherein ac product comprises adding a first plurality of last product, the method further comprisi post-normalization until the last product is

nent of the product; and

comparing an exponent of a first converted exponent of a second converted produc conditionally shifting right by a fixed amount of the converted product having a small selecting the larger exponent as a resultant a mantissa shifter to shift the sum field and the carry is producing a resultant mantissa from a ment converted product and a mantissa of the verted product.

I wherein the exponent conversion unit is configured to

5. The floating point multiply-accumulate circuit of c

6. The floating point multiply-accumulate circuit of a I further comprising a post-normalization stage to proa normalized floating point resultant.

6 wherein the post-normalization stage includes a sig-

mantissas in carry-save format, the mantissa accumulator including an overflow detection circuit responsive to two most significant bits of a sum field output from the mantissa accumulator.

2. The floating point multiply-accomulate circuit of claim I wherein the overflow detection circuit comprises ar exclusive-or gate.

a mantissa accumulator to accumulate shifted product

3. The floating point multiply-accumulate circuit of claim 1 wherein the exponent conversion unit is configured to zero the least significant five bits of the product exponent.

4. The floating point multiply-accumulate circuit of claim I wherein the mantissa shifter is configured to shift the sum field and carry field of the product mantissa by a number of bit positions equal to a value of the least significant five bits of the product exponent.

5. The floating point multiply-accumulate circuit of claim 1, wherein the mantissa accumulator comprises four-to-two compressors.

6. The floating point multiply-accumulate circuit of claim I further comprising a post-normalization stage to produce a normalized floating point resultant.

7. The floating point multiply-accumulate circuit of claim 6 wherein the post-normalization stage includes a sign detection circuit.

8. The floating point multiply-accumulate circuit of claim 7 further comprising a magnitude comparator in parallel with the mantissa accumulator, wherein the sign detection circuit is responsive to the magnitude comparator.

9. The floating point multiply-accumulate circuit of claim 6 wherein the post-normalization stage is configured to be turned off until accumulation is complete.

10. The floating point multiply-accumulate circuit of claim 1 wherein the exponent conversion unit is configured to convert the product exponent to have a least significant bit weight equal to thirty-two.

FLOATING POINT OVERFLOW AND SIGN DETECTION

FIELD

The present invention relates generally to floating point operations, and more specifically to floating point multiply accumulators.

BACKGROUND

Fast floating point mathematical operations have become an important feature in modern electronics. Floating point units are useful in applications such as three-dimensional graphics computations and digital signal processing (DSP). Examples of three-dimensional graphics computation include geometry transformations and perspective transformations. These transformations are performed when the motion of objects is determined by calculating physical ecuations in response to interactive events instead of replay-

ing prorocorded data. Many DSP operations, such as finite impulse response (FIR) filters, compute Σ(a,b,), where i=0 to n=1, and a, and b, are both single precision floating point numbers. This type of computation typically employs floating point multiply accumulate (FMAC) units which perform many multiplication operations and add the resulting products to give the final result. In these types of applications, fast FMAC units typically execute multiplies and additions in parallel without pipeline bubbles. One example FMAC unit is described inc Nobuliiro et al., "2.44-GFLOPS 300-MHz Floating-Point Vector Processing Unit for High-Performance 3-D Graphics Computing," HEET: Journal of Solid State Circuits, Vol. 35, No. 7, July 2000.

The Institute of Electrical and Electronic Engineers (IEEE) has published an industry standard for floating point operations in the ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic, IEEE, New York, 1985, hereinafter referred to as the "IEEE standard." A typical implementation for a floating point FMAC compliant 40 with the IEEE standard is shown in FIG. 1. FMAC 100 implements a single precision floating point multiply and accumulate instruction "D=(AxB)+C," as an indivisible operation. As can be seen from FIG. 1, fast floating point multipliers and fast floating point adders are both important incredients to make a fast FMAC.

Multiplicands A and B are received by multiplier 110, and the product is normalized in post-normalization block 120. Multiplicands A and B are typically in an IEEE standard floating point format, and post-normalization block 120 typically operates on (normalizes) the output of multiplier 110 to make the product conform to the same format. For example, when multiplicands A and B are IEEE standard single precision floating point numbers, post-normalization block 120 operates on the output from multiplier 110 so that so detailed description is, therefore, not to be taken in a limiting adder 130 receives the product as an IEEE standard single precision floating point number.

Adder 130 adds the normalized product from postnormalization block 120 with the output from multiplexer 140. Muhiplexer 140 can choose between the number C and 80 the previous sum on node 152. When the previous sum is used, FMAC 100 is performing a multiply-accumulate function. The output of adder 130 is normalized in postnormalization block 150 so that the sum on node 152 is in the standard format discussed above.

Adder 130 and post-normalization block 150 can be "non-pipelined," which means that an accumulation can be

performed in a single clock cycle. When non-pipelined, adder 130 and nost-normalization block typically include sufficient logic to limit the frequency at which PMAC 100 can operate, in part because flooting point adders typically include circuits for alignment, mantissa addition, rounding and other complex operations. To increase the frequency of operation, adder 130 and post-normalization block 150 can be "pipelined," which means registers can be included in the data eath to store intermediate results. One disadvantage of to pipelining is the introduction of pipeline stalls or bubbles, which decrease the effective data rate through FMAC 100.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for fast floating point multiply and accumulate circuits.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a prior art floating point multiplyaccumulate circuit;

FIG. 2 shows an integrated circuit with a floating point multiply-accumulate circuit:

FIG. 3 shows the exponent and mantissa paths of a floating point multiply-accumulate circuit;

FIG. 4 shows a mantissa multiplier circuit:

FIG. 5 shows a floating point conversion unit;

FIG. 6 shows a carry-save negation circuit; FIG. 7 shows a base 32 floating point number represen-

FIG. 8 shows an exponent path of a floating point adder;

FIG. 9 shows a mantissa path of a floating point adder;

FIG. 10 shows an overflow detection circuit;

FIG. II shows a post-normalization circuit; and FIG. 12 shows a sign detection circuit.

DESCRIPTION OF EMBODIMENTS

In the following detailed description of the embediments, reference is made to the accompanying drawings which show, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. Moreover, it is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described in one embodiment may be included within other embodiments. The following sense, and the score of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

Floating Point Multiply Accumulator

FIG. 2 shows an integrated circuit with a floating point multiply-accumulate circuit. Integrated circuit 200 includes floating point multiplier 210, floating point conversion unit 220, floating point adder 230, and post-normalization circuit 65 250. Each of the elements shown in FIG. 2 is explained in further detail with reference to figures that follow. In this section, a brief overview of the FIG. 2 elements and their

Liability / Negligence

Product Liability (Product Design)



Negligence vs. Strict liability

<u>Negligence</u>

Strict Liability

Did not follow reasonable standards

Dangerous or defective at the time of manufacture