### **Mask Set Errata for Mask 1N81M**

This report applies to mask 1N81M for these products:

• MPC5748G

Mask Specific Information

Major mask revision number	1
Minor mask revision number	0
JTAG identifier	0x0988101D

**Table 1. Errata and Information Summary** 

Erratum ID	Erratum Title
e9321	ADC: Conversions may fail if Pre-Sampling is enabled
e8714	ADC: Conversions on an open channel with the presampling feature enabled do not return the expected results
e10143	CMP: Analog Comparator 0 (CMP_0) output state is high-impedance during exit from STANDBY mode
e9996	DSPI0 and DSPI1: Frame transfer does not restart after DSI frame matches preprogrammed value
e9995	DSPI0 and DSPI1: Frame transfer does not restart in case of DSI parity error in master mode
e9978	eMIOS: Unexpected channel flag assertion during GPIO to MCB mode transition
e9328	ENET: Not possible to set the entire range of the ENET Timer Compare Capture Register (ENET_TCCR0[TCC] and ENET_TCCR1[TCC])
e7885	ENET: Potential sequencing issue with TDAR in Multi-Queue mode
e8042	FCCU: EOUT signals are active, even when error out signaling is disabled
e9076	FCCU: Fault Collection and Control Unit glitch filter behavior is indeterministic
e8901	Flash: Flash internal regulation mode may lead to power-on-reset when in STANDBY and LPU modes
e7991	FLASH: Rapid Program or Erase Suspend fail status
e8759	FlexCAN: FD frame format not compliant to the new ISO/CD 11898-1: 2014-12-11
e10368	FlexCAN: Transition of the CAN FD operation enable bit may lead FlexCAN logic to an inconsistent state.
e8770	FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled
e8883	HSM: Input Output Control enables pad and alternative pad
e8180	HSM: e200z0 Nexus interface DQTAG implemented as variable length field in DQM message
e10118	HSM: TRNG can only select FIRC for clock source

Table continues on the next page...



Table 1. Errata and Information Summary (continued)

Erratum ID	Erratum Title
e9335	IAHB: Default programming of Intelligent AHB Gasket pending read optimisation can lead to masters stalling or receiving incorrect or spurious data
e8938	LINFlexD: Corruption of Tx data in LIN mode with DMA feature enabled (applicable to LIN1)
e8933	LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set
e8080	LINFlexD: TX pin gets set to High-Z when in IDLE state
e8939	LINFlexD: Tx through DMA can be re-triggered after abort in LIN/UART modes or can prematurely end on the event of bit error with LINCR2[IOBE] bit being set in LIN mode (applicable only for LIN1)
e10141	LPU: LPU_RUN mode system clock must be preconfigured for undivided FIRC prior to LPU_STANDBY entry
e10132	LPU: Mode transition to LPU_STOP or LPU_STANDBY may not complete
e10440	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if a reset is asserted.
e10361	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if EXR is asserted.
e10362	MC_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU_RUN may not complete if any LVD is asserted or PORST goes low
e9200	MC_ME and LPU: JTAG TCK pin must be configured to ensure successful exit from STANDBY and LPU modes
e10323	MC_ME: The transition from DRUN/RUN mode to STANDBY will not complete if a wake-up is triggered in a 50nS window.
e8871	ME: In STANDBY/LPU STANDBY modes, if FIRC is disabled all 256kB of STANDBY RAM is retained
e8898	ME: For a supply voltage of greater than 5.3V the MCU may be reset during a LPU_STANDBY to LPU_RUN mode transition
e8880	MEMU: After exit from LPU RUN mode, the MEMU_PROT registers are uninitialized which may impact the usage of MEMU
e8870	NEXUS: Mutli core tracing using NEXUS3 gives corrupted traces for the case when the cores are in the ratio of 2:1
e9873	PFLASH: Calibration remap to flash memory not supported on 16KB and 32KB flash blocks in address range 0x00F90000-0x00FBFFFF
e8406	SMPU: Process Identifier region hit determination is not available in debug mode
e10214	STCU & HSM: LBIST on devices with HSM enabled can cause stuck in reset
e10103	STCU2: Unexpected STCU self-test timeout can occur when a short functional reset is triggered during execution of online self-test
e8902	STM: The STM Counter Register will not report count value when TEN is cleared
e8868	WKPU: Wakeup Pads pull-ups cannot be enabled in Standby Mode

**Table 2. Revision History** 

Revision	Changes
1	Initial revision

Table continues on the next page...

Table 2. Revision History (continued)

Revision	Changes
2 June 2016	The following errata were removed.
	• e8179
	The following errata were added.
	<ul> <li>e10143</li> <li>e10323</li> <li>e10141</li> <li>e9978</li> <li>e9996</li> <li>e9995</li> <li>e10103</li> <li>e10362</li> <li>e10361</li> </ul>
	<ul> <li>e10368</li> <li>e10132</li> <li>e9873</li> <li>e10118</li> <li>e10214</li> </ul>
	The following errata were revised.  • e8933 • e9200

### e9321: ADC: Conversions may fail if Pre-Sampling is enabled

**Description:** Analog to Digital conversions for ADC\_0 and ADC\_1 may fail if Pre-Sampling is enabled. In this case, the ADC output may be unreliable. The failure occurs at minimum sampling time and when the internal voltage sample selection (ADC\_x\_PSCR[PREVALn] = 0, 1 or 2) is configured for VSS\_HV\_ADCx, VDD\_HV\_ADCx/8 or VREFLx as pre-sample voltage (x = 0 or 1).

Workaround: For ADC\_0 select one of the following workarounds

- · Disable pre-sampling
- If pre-sampling is enabled increase sampling time to at least 375nS

For ADC\_1 select one of the following workarounds

- Disable pre-sampling
- If pre-sampling is enabled select pre-sample voltage ADC\_1\_PSCR[PREVALn] = 3
   (VDD\_HV\_ADC1\_REF)
- If pre-sampling is enabled increase sampling time to at least 375nS

# e8714: ADC: Conversions on an open channel with the presampling feature enabled do not return the expected results

Description: The analog-to-digital converter (ADC) presampling feature will precharge an ADC channel sample capacitor to an internal voltage. The internal voltage is selected by the Internal Voltage Selection for Presamping bit field (PREVAL0) of the ADC's Presampling Control Register (ADC\_PSCR). The user has either the option of sampling an ADC reference voltage rail (VDD) or a ground (VSS). If the convert presampled value bit (PRECONV) of the ADC\_PSCR register is cleared (ADC\_PSCR[PRECONV]=0b0) then the presampling stage is followed by the sampling of the ADC channel input and then the conversion is performed. If the user has selected VSS as the internal sample voltage when this is done on an open or unconnected channel, the conversion result will be closer to 1000 when it is expected to be 0. If the user has selected VDD as the internal voltage the conversion result will be closer to 2000 rather then 4095. If ADC\_PSCR[PRECONV]=0b1 then sampling of the ADC channel input is bypassed and the presampled voltage is converted directly. This conversion result is close to the expected value for the presampled voltage.

**Workaround:** Do not expect conversion result to be close to zero or full-scale on an open channel with presampling enabled and ADC\_PSCR[PRECONV] = 0b0.

### e10143: CMP: Analog Comparator 0 (CMP\_0) output state is high-impedance during exit from STANDBY mode

**Description:** When the CMP0\_STDBY bit in the General Programmable Control Register (GPR\_CTL[17]) is set, the output of the Analog Comparator 0 (CMP\_0) should drive continuously on PAD 42 whilst the device is in STANDBY mode and during STANDBY mode exit. Instead, during STANDBY mode exit, the CMP\_0 output is set to a high impedance.

**Workaround:** To ensure the CMP\_0 output is driven at STANDBY exit, enable the Pad Keeper functionality on all STANDBY ports by setting PMCDIG\_RDCR[PAD\_KEEP\_EN].

# e9996: DSPI0 and DSPI1: Frame transfer does not restart after DSI frame matches preprogrammed value

**Description:** In the Descrial Serial Peripheral Interface module, in the scenario when:

- 1. Master/slave mode select bit of module configuration register is set (MCR[MSTR]=0b1) to configure the module in master mode
- 2. Deserial Serial Interface (DSI) communication is selected via DSPI Configuration field (DCONF) in the Module Configuration Register (MCR [DCONF] = 0b01)
- 3. Preprogrammed value for data match with received DSI frame is configured using DSI Deserialized Data Polarity Interrupt Register (DPIR) and DSI Deserialized Data Interrupt Mask Register (DIMR)
- 4. Data Match Stop (DMS) bit of DSI configuration register0 is set (DSICR0 [DMS] =0b1) which stops DSI frame transfer in case of a data match with a preprogrammed value
- 5. DSI frame is received with bits matching preprogrammed value.

Under these conditions, the next frame transfer is stopped, DSI Data Received with Active Bits bit of status register is set (SR [DDIF] =0b1) and the corresponding DDIF interrupt is asserted. Even after the interrupt is serviced and SR [DDIF] is reset, the frame transfer does not restart.

**Workaround:** DSI frame transfer stop in case of DSI data match condition should be disabled. For this, keep the data match stop bit of DSI configuration register 0 de-asserted (DSICR0 [DMS]=0b0)

### e9995: DSPI0 and DSPI1: Frame transfer does not restart in case of DSI parity error in master mode

**Description:** In the Serial Peripheral Interface module, in the scenario when:

- 1. Master/slave mode select bit of module configuration register is set (MCR[MSTR]=0b1) to configure the module in master mode
- 2. Deserial Serial Interface (DSI) communication is selected via DSPI Configuration field (DCONF) in MCR (MCR[DCONF] = 0b01)
- 3. Parity reception check on received DSI frame is enabled by setting Parity Enable bit (PE) of DSI configuration register 0 (DSICR0[PE]=0b1)
- 4. Parity Error Stop (PES) bit of DSI configuration register0 is set (DSICR0[PES]=0b1) which stops DSI frame transfer in case of parity error
- 5. Parity error is detected on received frame

Then the next frame transfer is stopped, DSI parity error flag bit of status register is set (SR[DPEF] =0b1) and the corresponding DSI parity error interrupt is asserted. Even after the interrupt is serviced and SR [DPEF] is reset, the frame transfer does not restart.

**Workaround:** DSI frame transfer stop in case of parity error detection should be disabled. For this, keep the parity error stop bit of DSI configuration register0 de-asserted (DSICR0 [PES]=0b0).

### e9978: eMIOS: Unexpected channel flag assertion during GPIO to MCB mode transition

**Description:** When changing an Enhanced Modular IO Subsystem (eMIOS) channel mode from General Purpose Input/Output (GPIO) to Modulus Counter Buffered (MCB) mode, the channel flag in the eMIOS Channel Status register (eMIOS\_Sn[FLAG]) may incorrectly be asserted. This will cause an unexpected interrupt or DMA request if enabled for that channel.

**Workaround:** In order to change the channel mode from GPIO to MCB without causing an unexpected interrupt or DMA request, perform the following steps:

- (1) Clear the FLAG enable bit in the eMIOS Control register (eMIOS\_Cn[FEN] = 0).
- (2) Change the channel mode (eMIOS\_Cn[MODE]) to the desired MCB mode.
- (3) Clear the channel FLAG bit by writing '1' to the eMIOS Channel Status register FLAG field (eMIOS\_Sn[FLAG] = 1).
- (4) Set the FLAG enable bit (eMIOS\_Cn[FEN] = 1) to re-enable the channel interrupt or DMA request reaction.

## e9328: ENET: Not possible to set the entire range of the ENET Timer Compare Capture Register (ENET\_TCCR0[TCC] and ENET\_TCCR1[TCC])

**Description:** It is not possible to set the ENET Timer Capture Compare range ENET\_TCCRn[TCC] to zero or close to zero.

n=0 or 1

Workaround: The range set for the ENET\_TCCRn[TCC] needs to be restricted to the following range

 $ENET\_ATINC[INC] \le TCC \le (ENET\_ATPER[PERIOD] - ENET\_ATINC[INC])$ 

Note: If restriction is not followed the associated event/interrupt my not be generated

### e7885: ENET: Potential sequencing issue with TDAR in Multi-Queue mode

**Description:** When the 10/100-Mbps Ethernet Media Access Control (ENET MAC) module is in Multi-queue mode, there is a potential sequencing issue between the module clearing the ENET Transmit Descriptor Active Register (ENET\_TDARn\_TDAR) bit and the software setting it. This can cause the module to hang.

**Workaround:** ENET\_TDARn\_TDAR should be set by software after it is cleared by the ENET. This is achieved by introducing a short delay after a new Transmit Buffer Descriptor (TxBD) is prepared and written into a designated memory.

- Software prepares a new TxBD and stores/writes it into a designated memory
- Software introduces a delay by reading the relevant ENET\_TDARn\_TDAR 4 times as shown by the following pseudo-code :

```
For (i=0; i<4; i++) // 4 Reads should be sufficient
{
//Read TDAR
If (TDAR == 0)
tdar_trigger = 1
exit_for_loop
}
else
tdar trigger = 0
end
}
If (tdar trigger)
Set TDAR = 1 (i.e., set ENET TDARn TDAR to 1)
Else
Do_nothing (i.e., don't trigger TDAR)
End
```

Mask Set Errata for Mask 1N81M, Rev. 2 June 2016

Therefore the software can set the TDAR bit as soon as it is detected as zero.

### e8042: FCCU: EOUT signals are active, even when error out signaling is disabled

Description: Every time the Fault Collection and Control Unit (FCCU) moves into fault state caused by an input fault for which the error out reaction is disabled (FCCU\_EOUT\_SIG\_ENn[EOUTENx]=0), the Error Out 1 and 2 (EOUT[0] and EOUT[1]) will become active for a duration of 250 us plus the value programmed into the FCCU Delta Time register (FCCU\_DELTA\_T[DELTA\_T]). EOUT is not affected if the FCCU moves into the alarm state that generates an interrupt (IRQ), if the Fault is cleared before the alarm timeout.

This erratum does not affect the outputs of other pins (for example, for communication modules like CAN/Flexray). Only the EOUT signal is impacted.

**Workaround:** There are three possible workarounds:

- 1) Enable EOUT signaling for all enabled error sources.
- 2) In case external device (which evaluates EOUT) can communicate with the MCU, the following procedure could be used:
- a) Program any duration of EOUT as per application needs (FCCU\_DELTA\_T[DELTA\_T])
- b) For faults requiring error out reaction, the software shall validate EOUT via separate communication channel (like I2C) while EOUT is asserted.
- c) External device shall implement a timeout mechanism to monitor EOUT validation by separate channel.
- d) Following scenarios shall be considered as valid EOUT reactions:
- d1) Validation is performed while EOUT is asserted
- d2) Timeout occurs but no validation and EOUT is still asserted.
- 3) In case external device (which evaluates EOUT) cannot communicate with the MCU, following procedure could be used:
- a) Program the error out duration to a duration x (FCCU\_DELTA\_T[DELTA\_T]).
- b) For faults requiring error out reaction, clear the fault after the pin has continued to be asserted for a longer duration (for example 2\*duration x). This will artificially create a long pulse on EOUT.
- c) For faults which do not require error out reaction, clear the fault within duration x. This will artificially create a short pulse on EOUT.
- d) External device should ignore short pulse of duration x while recognizing longer pulses as valid reaction.
- e) While clearing the fault, the associated software shall check the pending faults.

### e9076: FCCU: Fault Collection and Control Unit glitch filter behavior is indeterministic

**Description:** The FCCU Error In (EIN) signal is asynchronous to the FCCU glitch filter and as there is no synchronisation logic between these domains there is a possibility of metastability leading to indeterministic filter behaviour.

**Workaround:** As the behavior of the FCCU glitch filter may be unpredictable it must be bypassed at FCCU\_CTRL[FILTER\_BYPASS]. If the EIN signal is required an external glitch filter should be implemented.

### e8901: Flash: Flash internal regulation mode may lead to power-on-reset when in STANDBY and LPU modes

**Description:** For the case when a long functional reset or destructive reset is asserted in STANDBY and LPU modes this may lead to a POR (power-on-reset). This issue is only observed when the flash is configured for internal regulation mode. When the flash is supplied externally this issue

is not observed.

**Workaround:** In the event of a reset the application software has to restart so the POR should not add to this overhead.

#### e7991: FLASH: Rapid Program or Erase Suspend fail status

**Description:** If a flash suspend operation occurs during a 5us window during a verify operation being executed by the internal flash program and erase state machine, and the suspend rate continues at a consistent 20us rate after that, it is possible that the flash will not exit the program or erase operation. A single suspend during a single program or erase event will not cause this issue to occur.

Per the flash specification, a flash program or erase operation should not be suspended more than once every 20 us, therefore, if this requirement is met, no issue will be seen. IF the suspend rate is faster than 20 us continuously, a failure to program/erase could occur.

**Workaround:** When doing repeated suspends during program or erase ensure that suspend period is greater than 20us.

### e8759: FlexCAN: FD frame format not compliant to the new ISO/CD 11898-1: 2014-12-11

**Description:** This version of the device implements a Flexible Controller Area Network (FlexCAN) module version that implements a Flexible Data (CAN-FD) frame format according to ISO/WD 11898-1: 2013-12-13. However, it is not compliant with the new ISO/CD 11898-1: 2014-12-11 format. The frame format was updated during the ISO standardization process.

The limitations are the following:

- the FD frame format is incompatible, the Cyclic Redundancy Check [CRC] does not include the added stuff bit count field
- the FD CRC computation is incompatible, a different seed value is used.

As a consequence this device is not suitable for use in CAN-FD networks that use the new FD frame format according to ISO/CD 11898-1: 2014-12-11.

FlexCAN3 with CAN FD feature enabled is affected by this defect.

**Workaround:** Use CAN-FD mode in networks that only includes devices that conform to the ISO/WD 11898-1: 2013-12-13 frame format.

The Classic CAN mode is unaffected and can be used without restrictions.

#### e10368: FlexCAN: Transition of the CAN FD operation enable bit may lead FlexCAN logic to an inconsistent state.

**Description:** The activation or deactivation of the CAN FD operation by setting or clearing the FDEN bit of the CAN\_MCR register or by setting the FlexCAN soft reset bit (SOFTRST) of the CAN\_MCR register when the FDEN bit is enabled may cause an internal FlexCAN register to become metastable. As result, the first CAN frame, transmitted or received, may have corrupted data (ID and payload). However, even though the data is corrupted, a valid CAN frame is transmitted because the Cyclic Redundancy Check (CRC) calculation is based on the corrupted data. During reception the data is corrupted internally after the CRC bits have been checked and therefore this corrupted data may be stored in a reception message buffer. After the first CAN frame, all subsequent frames are transmitted and received correctly.

**Workaround:** Perform the following steps to set the FDEN bit:

- 1. If FlexCAN is already in freeze mode, go to step 3, otherwise set the HALT and FRZ bits of the CAN MCR register.
- 2. Wait the FRZACK bit of the CAN MCR register to be set by the hardware.
- 3. Set the LPB (Loop Back Mode) bit of the CAN CTRL1 register.
- 4. Configure only one message buffer to be transmitted. The frame should be a classical one (non-FD) with IDE =0, RTR =1 DLC =0x5 and STD ID =0x682.
- 5. Set the FDEN bit of the CAN MCR register.
- 6. Clear the HALT bit of the MCR register to leave freeze mode.
- 7. Wait the FRZACK bit of the CAN\_MCR register to be cleared by the hardware.
- 8. Wait the respective bit of the CAN\_IFLAG register to be set (successfully transmission in loop back mode).
- 9. Clear the respective bit of the CAN\_IFLAG register by writing 1.
- 10. Set the HALT and FRZ bits of the CAN\_MCR register.
- 11. Wait the FRZACK bit of the CAN\_MCR register to be set by the hardware.
- 12. Clear the LPB (Loop Back Mode) bit of the CAN CTRL1 register.

Perform the following steps to apply a soft reset or clear the FDEN bit:

- 1. If FlexCAN is already in freeze mode, go to step 3, otherwise set the HALT and FRZ bits of the CAN MCR register.
- 2. Wait the FRZACK bit of the CAN MCR register to be set by the hardware.
- Set the SOFTRST bit of the CAN\_MCR register.
- 4. Wait the SOFTRST bit of the CAN\_MCR register to be cleared by the hardware.
- 5. Set again the SOFTRST bit of the CAN MCR register.
- 6. Wait the SOFTRST bit of the CAN MCR register to be cleared by the hardware.

### FlexRAY: Missing TX frames on Channel B when in dual channel mode and Channel A is disabled

Description: If the FlexRay module is configured in Dual Channel mode, by clearing the Single Channel Device Mode bit (SCM) of the Module Control register (FR\_MCR[SCM]=0), and Channel A is disabled, by clearing the Channel A Enable bit (FR MCR[CHA]=0) and Channel B is enabled, by setting the Channel B enable bit (FR\_MCR[CHB]=1), there will be a missing transmit (TX) frame in adjacent minislots (even/odd combinations in Dynamic Segment) on Channel B for certain communication cycles. Which channel handles the Dynamic Segment or Static Segment TX message buffers (MBs) is controlled by the Channel Assignment bits (CHA, CHB) of the Message Buffer Cycle Counter Filter Register (FR MBCCFRn). The internal Static Segment boundary indicator actually only uses the Channel A slot counter to identify the Static Segment boundary even if the module configures the Static Segment to Channel B (FR MBCCFRn[CHA]=0 and FR MBCCFRn[CHB]=1). This results in the Buffer Control Unit waiting for a corresponding data acknowledge signal for minislot:N in the Dynamic Segment and misses the required TX frame transmission within the immediate next minislot:N+1.

Workaround: 1. Configure the FlexRay module in Single Channel mode (FR MCR[SCM]=1) and enable Channel B (FR MCR[CHB]=1) and disable Channel A (FR MCR[CHA]=0). In this mode the internal Channel A behaves as FlexRay Channel B. Note that in this mode only the internal channel A and the FlexRay Port A is used. So externally you must connect to FlexRay Port A.

> 2. Enable both Channel A and Channel B when in Dual Channel mode (FR\_MCR[CHA=1] and FR MCR[CHB]=1). This will allow all configured TX frames to be transmitted correctly on Channel B.

### HSM: Input Output Control enables pad and alternative pad

**Description:** There is no way to select between the 2 ports available for each of the functions HSM\_DO0

and HSM DO1

HSM IOCTL[DO EN0] will enable output on PD[12] and PI[6] HSM IOCTL[DO EN1] will enable output on PB[12] and PI[7]

Workaround: When enabling the HSM IO function the user must consider that each HSM output will require the allocation of 2 ports.

#### e8180: HSM: e200z0 Nexus interface DQTAG implemented as variable length field in DQM message

Description: The Hardware Security Module (HSM) core (e200z0) implements the Data Tag (DQTAG) field

of the Nexus Data Acquisition Message (DQM) as a variable length packet instead of an 8-bit fixed length packet. This may result in an extra clock ("beat") in the DQM trace message

depending on the Nexus port width selected for the device.

Workaround: Tools should decode the DQTAG field as a variable length packet instead of a fixed length packet.

### e10118: HSM: TRNG can only select FIRC for clock source

Description: The user must not select FXOSC as a clock source for the HSM TRNG. The HSM TRNG clock

source is selected at MC\_CGM\_AC3\_SC[SELCTL].

Workaround: The user should select the FIRC for the HSM TRNG clock by clearing

MC\_CGM\_AC3\_SC[SELCTL] (this is the default setting

# e9335: IAHB: Default programming of Intelligent AHB Gasket pending read optimisation can lead to masters stalling or receiving incorrect or spurious data

Description: The eDMA, ENET\_0/1, uSDHC, MLB, USB\_0/1 and e200z2 masters can stall, receive wrong

read data or get a spurious read access when the masters initiates a back-to-back read accesses and the first access is found to have an uncorrectable End-to-end Error Correction Code (e2eECC). This occurs when the pending read enabled optimization in the Intelligent AHB (IAHB) is enabled at the Bus Bridge Configuration Register PCM\_IAHB\_BEx[PRE\_y],

which is the default configuration out of reset.

Workaround: The following workaround are available for each master.

DMA:

- 1) Clear Pending Read Enable bit for the eDMA (PCM\_IAHB\_BE0[PRE\_DMA]=0). Note: This workaround could have a small impact on performance
- 2) Set the Halt On Error bit DMA\_CR[HOE] within the DMA. With this the bus error on the first access will be correctly handled, the DMA will disregard the second access and ignore all further DMA requests.

#### ENET0 and 1:

1) Clear Pending Read Enable bit for ENET\_0 (PCM\_IAHB\_BE0[PRE\_ENET]=0) and ENET\_1 (PCM\_IAHB\_BE1[PRE\_MLB]=0).

Note: This workaround could have a small impact on performance

uSDHC:

1) Clear Pending Read Enable bit for uSDHC (PCM\_IAHB\_BE1[PRE\_uSDHC]=0).

Note: This workaround could have a small impact on performance

MLB:

1) Clear Pending Read Enable bit for MLB (PCM\_IAHB\_BE1[PRE\_MLB]=0).

Note: This workaround could have a small impact on performance

USB\_0 and USB\_1:

1) Clear Pending Read Enable bit for USB\_0 (PCM\_IAHB\_BE1[PRE\_USB0]=0) and USB\_1 (PCM\_IAHB\_BE1[PRE\_USB1]=0).

Note: This workaround could have a small impact on performance

e200Z2:

1) Clear Pending Read Enable bit for Z2\_INST (PCM\_IAHB\_BE2[PRE\_Z2\_INST]=0) and Z2\_DATA (PCM\_IAHB\_BE2[PRE\_Z2\_DATA]=0).

Note: This workaround could have a small impact on performance

#### e8938: LINFlexD: Corruption of Tx data in LIN mode with DMA feature enabled (applicable to LIN1)

**Description:** The LINFlexD module is driven by two different clocks. The transmit/reception logic is controlled by the module clock (LIN\_CLK) and register accesses are controlled by the peripheral bus clock (PBRIDGEX CLK). In LIN mode, the re-synchronization of the "Idle on bit error" between the two clocks may cause the Direct Memory Access (DMA) Finite State Machine inside the LINFlexD module to move to the idle state while a transmission is in process. This unwanted idle state transition could lead trigger a new DMA request, potentially overwriting the Buffer Identifier Register (BIDR) and the Buffer Data Registers (BDRL and BDRM).

Workaround: Do not enable the "Idle on bit error" of LIN Control Register 2 (ILINCR2[IOBE] = 0). Instead of using the "Idle on bit error", use the bit error interrupt of LIN Interrupt Enable Register (LINIER[BEIE] = 1) to trigger an Interrupt service routine and force the LIN into idle mode through software if needed.

#### e8933: LINFlexD: Inconsistent sync field may cause an incorrect baud rate and the Sync Field Error Flag may not be set

**Description:** When the LINFlexD module is configured as follows:

- 1. LIN (Local Interconnect Network) slave mode is enabled by clearing the Master Mode Enable bit in the LIN Control Register 1 (LINCR1[MME] = 0b0)
- 2. Auto synchronization is enabled by setting LIN Auto Synchronization Enable (LINCR1[LASE] = 0b1)

The LINFlexD module may automatically synchronize to an incorrect baud rate without setting the Sync Field Error Flag in the LIN Error Status register (LINESR(SFEF)) in case Sync Field value is not equal to 0x55, as per the Local Interconnect Network (LIN) specification.

The auto synchronization is only required when the baud-rate in the slave node can not be programmed directly in software and the slave node must synchronize to the master node baud rate.

Workaround: There are 2 possible workarounds.

#### Workaround 1:

When the LIN time-out counter is configured in LIN Mode by clearing the MODE bit of the LIN Time-Out Control Status register (LINTCSR[MODE]= 0x0]):

- 1. Set the LIN state Interrupt enable bit in the LIN Interrupt Enable register (LINIER[LSIE] = 0b1)
- 2. When the Data Reception Completed Flag is asserted in the LIN Status Register (LINSR[DRF] = 0b1) read the LIN State field (LINSR[LINS])
- 3. If LINSR[LINS]= 0b0101, read the Counter Value field of the LIN Time-Out Control Status register (LINTCSR[CNT]), otherwise repeat step 2
- 4. If LINTCSR[CNT] is greater than 0xA, discard the frame.

When the LIN Time-out counter is configured in Output Compare Mode by setting the LINTCSR[MODE] bit:

- 1. Set the LIN State Interrupt Enable bit in the LIN Interrupt Enable register (LINIER[LSIE])
- 2. When the Data Reception Completed flag bit is asserted in the LIN Status Register (LINSR[DRF] = 0b1), read the LINSR[LINS] field
- 3. If LINSR[LINS]= 0b0101, store LINTCSR[CNT] value in a variable (ValueA), otherwise repeat step 2
- 4. Clear LINSR[DRF] flag by writing LINSR[LINS] field with 0xF
- 5. Wait for LINSR[DRF] to become asserted again and read LINSR[LINS] field
- 6. If LINSR[LINS] = 0b0101, store LINTCSR[CNT] value in a variable (ValueB), else repeat step 4
- 7. If ValueB ValueA is greater than 0xA, discard the frame

Workaround 2:

Do not use the auto synchronization feature (disable with LINCR1[LASE] = 0b0) in LIN slave mode.

### e8080: LINFlexD: TX pin gets set to High-Z when in IDLE state

**Description:** LINFlex drives the buffer enable signal for it's transmit pin output (TX) to be '0' after

transmitting the LIN frame. This causes the TX line to go to High-Z which will be an issue if the associated LIN transceiver has an internal "pull down".

Issue will also occur when module is configured in UART mode with the TX output pin becoming High-Z when idle.

**Workaround:** When operating in LIN mode, use a LIN transceiver with internal "pull up". If the transceiver has an internal "pull down", add an external "pull up".

When operating in UART mode, the issue can be worked around by enabling the internal pull up on the TX pin using the corresponding SIU\_MSCR register.

# e8939: LINFlexD: Tx through DMA can be re-triggered after abort in LIN/UART modes or can prematurely end on the event of bit error with LINCR2[IOBE] bit being set in LIN mode (applicable only for LIN1)

**Description:** The LINFlexD module is driven by two different clocks. The transmit/reception logic is controlled by the module clock (LIN\_CLK) and register accesses are controlled by the peripheral bus clock (PBRIDGEx\_CLK). Due to possible synchronization issue between the two clock domains, there is a possibility that DMA transmission get stuck due to DMA Finite State Machine doesn't go into idle. This may occur in one of the following conditions:

- if an abort request is triggered (LINCR2[ABRQ]=1) in LIN or UART modes
- if idle on bit error feature is enabled (LINCR2[IOBE]=1) in LIN mode, and a bit error occurs.

DMA state machine will not generate any transaction, waiting for data transmission flag LINSR[DTF] to be set which will never occur.

Workaround: If DMA is used:

- Bit error interrupt should be enabled through LINEIER[BEIE]. When an bit error interrupt
  is triggered, the interrupt service routine must either reset the DMA Tx channel enable
  (DMATXE) and the DMA Rx channel enable (DMARXE) registers
- if an abort is requested (LINCR2[ABRQ]=1) in LIN/UART mode, either reset DMATXE/ DMARXE of LINFlexD after writing LINCR2 [ABRQ]

# e10141: LPU: LPU\_RUN mode system clock must be preconfigured for undivided FIRC prior to LPU\_STANDBY entry

**Description:** If the LPU\_RUN mode system clock is selected to be FXOSC or divided-FIRC when LPU\_STANDBY mode is entered then the MCU may not return to LPU\_RUN mode on a wake-up event.

In LPU\_RUN mode the FXOSC or divided-FIRC can be used as the system clock, but the user must ensure that the undivided FIRC is selected as the system clock before the LPU\_STANDBY mode transition is initiated.

**Workaround:** Prior to entering LPU\_STANDBY select undivided FIRC as the LPU System Clock by configuring LPU\_RUN\_CF[SYS\_CLK\_SEL] = 0 and FIRC\_CTL[FIRCDIV] = 5'b0.

### e10132: LPU: Mode transition to LPU STOP or LPU STANDBY may not complete

**Description:** A mode transition from LPU\_RUN to LPU\_STOP or LPU\_RUN to LPU\_STANDBY may not complete if a wake-up or interrupt is received in a 5 FIRC clock window after the mode transition is requested. This is only applicable if the FIRC is disabled in LPU\_STOP and LPU\_STANDBY. In this scenario, the z2 core is stopped and if the System Watchdog Timer (SWT) is enabled, the SWT continues to run, the SWT will timeout and a SWT destructive reset will be triggered.

**Workaround:** The user can select one of the following workarounds:

- 1. Enable the SWT during LPU modes to enable recovery through destructive reset
- 2. Enable the FIRC in LPU\_STOP and LPU\_STANDBY

# e10440: MC\_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU\_RUN may not complete if a reset is asserted.

**Description:** The following reset sources can cause the errata condition but all can either be disabled via a control register or avoided as they are triggered by software.

Destructive Resets indicated at MC RGM DES:

- Software Watchdog Timer 0, MC\_RGM\_DES[F\_SWT0\_RES]
- Software Watchdog Timer 1, MC RGM DES[F SWT1 RES]
- Software Watchdog Timer 2, MC RGM DES[F SWT2 RES]

Functional Resets indicated at MC\_RGM\_FES:

- Non Maskable Interrupt from Wakeup Unit, MC\_RGM\_FES[F\_NMI\_WKPU]
- Clock Monitor Unit FXOSC less than FIRC, MC\_RGM\_FES[F\_CMU\_OLR]
- Fault Collection and Control Unit Long Functional Reset, MC\_RGM\_FES[F\_FCCU\_LONG]

- Fault Collection and Control Unit Short Functional Reset, MC RGM FES[F FCCU SHORT]
- VDD\_HV\_A Low Voltage Detect, MC\_RGM\_FES[F\_LVD\_IO\_A\_HI]
- High Voltage Detect, MC\_RGM\_FES[F\_HVD\_LV\_cold]
- Power Domain 2 Low Voltage Detect, MC\_RGM\_FES[F\_LVD\_LV\_PD2\_cold]

At the DRUN/RUNx to STANDBY transition there are 2 windows (each 50nS typical) at which time if any of the listed resets are asserted, the mode transition will not complete. The 2 windows occur in the STANDBY entry transition period (20uS typical) - this period is from the mode transition request at the MC\_ME\_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREG pin signals the low power transition is complete.

At the DRUN/RUN to LPU\_RUN transition there are 3 windows:

- 1. A single window, 686nS (typical) for DRUN-FIRC or 236nS (typical) for DRUN-FMPLL160MHZ.
- 2. Plus 2 other windows each 50nS typical.

If any of the listed resets are asserted in any of the 3 windows the mode transition will not complete. The 3 windows occur in the LPU\_RUN entry transition period (20uS typical) - this period is from the mode transition request at the MC\_ME\_MCTL register to a toggle of the EXTREGC pin.

For the case the mode transition does not complete the MCU will be stuck in reset or stuck in STANDBY and will only recover via a power-cycle of VDD\_HVA.

Workaround: Prior to transitioning to STANDBY or LPU\_RUN mode the application should:

Configure the following reset sources so they cannot be triggered in the window of susceptibility:

- Software Watchdog Timer 0, MC RGM DES[F SWT0 RES]
- Software Watchdog Timer 1, MC RGM DES[F SWT1 RES]
- Software Watchdog Timer 2, MC\_RGM\_DES[F\_SWT2\_RES]

Disable the following reset sources:

- Functional Reset Escalation, MC RGM FES[F FUNC ESC]
- Non Maskable Interrupt from Wakeup Unit, MC\_RGM\_FES[F\_NMI\_WKPU]
- Clock Monitor Unit FXOSC less than FIRC, MC\_RGM\_FES[F\_CMU\_OLR]
- Fault Collection and Control Unit Long Functional Reset, MC\_RGM\_FES[F\_FCCU\_LONG]
- Fault Collection and Control Unit Short Functional Reset, MC RGM FES[F FCCU SHORT]
- VDD\_HV\_A Low Voltage Detect, MC\_RGM\_FES[F\_LVD\_IO\_A\_HI]
- High Voltage Detect, MC\_RGM\_FES[F\_HVD\_LV\_cold]
- Power Domain 2 Low Voltage Detect, MC\_RGM\_FES[F\_LVD\_LV\_PD2\_cold]

# e10361: MC\_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU RUN may not complete if EXR is asserted.

**Description:** At the DRUN/RUNx to STANDBY transition there are 2 windows (each 50nS typical) at which time if the External Reset (EXR) is asserted, the mode transition will not complete. The 2 windows occur in the STANDBY entry transition period (20uS typical) - this period is from the mode transition request at the MC\_ME\_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREG pin signals the low power transition is complete.

At the DRUN/RUN to LPU RUN transition there are 3 windows:

- 1. A single window, 686nS (typical) for DRUN-FIRC or 236nS (typical) for DRUN-FMPLL160MHZ.
- 2. Plus 2 other windows each 50nS typical.

If EXR is asserted in any of the 3 windows the mode transition will not complete. The 3 windows occur in the LPU\_RUN entry transition period (20uS typical) - this period is from the mode transition request at the MC\_ME\_MCTL register to a toggle of the EXTREGC pin.

For the case the mode transition does not complete the MCU will be stuck in reset or stuck in STANDBY and will only recover via a power-cycle of VDD\_HVA.

- **Workaround:** 1. Ensure that External Reset (EXR) is not triggered during the windows of susceptibility at the entry to STANDBY mode or at the entry to LPU\_RUN mode.
  - 2. Alternatively, use the unaffected low power mode STOP.

# e10362: MC\_ME & LPU: The transition between DRUN/RUN mode to STANDBY or DRUN/RUN mode to LPU\_RUN may not complete if any LVD is asserted or PORST goes low

**Description:** At power-up to DRUN there is a window (50nS typical) at which time if any of the Low Voltage Detects (LVDs) are asserted or PORST goes low, the mode transition will not complete.

At the DRUN/RUNx to STANDBY transition or DRUN/RUN to LPU\_RUN there are 2 windows (each 50nS typical) at which time if any of the LVDs are asserted, the mode transition will not complete. The 2 windows occur in the STANDBY/LPU entry transition period (20uS typical) - this period is from the mode transition request at the MC\_ME\_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREG pin signals the low power transition is complete.

For the case the mode transition does not complete the MCU will be stuck in reset and will only recover via a power-cycle of VDD\_HVA.

Upon wake-up from STANDBY or LPU\_RUN modes there is a single window (50nS typical) at which time if any of the LVDs are asserted or PORST is asserted, the mode transition will not complete. This window occurs in the STANDBY/LPU exit transition period (12uS typical) immediately after assertion of the wake-up signal. For this case when the mode transition does not complete the MCU will be stuck in reset and recover via a power-cycle of VDD\_HVA.

- **Workaround:** 1. Ensure that no Low Voltage Detect (LVD) is triggered or PORST goes low during the windows of susceptibility at Power-up, at the entry to STANDBY mode, at the exit of STANDBY, at the exit of LPU modes, or at the entry to LPU RUN mode.
  - 2. Alternatively, use the unaffected low power mode STOP.

# e9200: MC\_ME and LPU: JTAG TCK pin must be configured to ensure successful exit from STANDBY and LPU modes

**Description:** If the JTAG Test Clock Input (TCK) pin is not driven, it is possible at the exit from STANDBY or LPU (Low Power Unit) modes the core clock(s) may not start. If this state occurs, the MCU can be reset via a power cycle or PORST pin. MCU will also recover if TCK pin is driven low externally.

**Workaround:** There are 2 options for the workaround depending on whether a debugger is attached:

- 1. Debugger is detached:
  - Prior to entering STANDBY or LPU modes, the input buffer of the TCK pad must be disabled in the Multiplexed Signal Configuration Register (SIUL2 MSCR[IBE] = 0).
  - To re-enable debug functionality at exit from STANDBY or LPU modes, the input buffer of the TCK pad must be enabled (SIUL2\_MSCR[IBE]=0b1).

Note for the 324MPABGA package TCK can be configured for pad 121 and pad 197 and is selected by JTAG\_SELECT.

- 2. Debugger is attached:
  - When the debugger is connected it will drive TCK, hence there is no impact.

# e10323: MC\_ME: The transition from DRUN/RUN mode to STANDBY will not complete if a wake-up is triggered in a 50nS window.

**Description:** At the DRUN/RUNx to STANDBY mode transition there are 2 windows (each 50nS typical) at which time if a WKPU (wake-up) occurs the mode transition will not complete. The 2 windows occur in the STANDBY entry transition period (20uS typical) - this period is from the mode transition request at the MC\_ME\_MCTL register to a toggle of the EXTREGC (External Regulator Control) pin. The EXTREGC pin signals the low power transition is complete.

For the case the mode transition does not complete the MCU will be stuck in reset (window #1) or stuck in STANDBY (window #2) and will only recover via a power-cycle of VDD\_HVA.

**Workaround:** Ensure wake-ups are not triggered in the STANDBY entry transition period during the DRUN to STANDBY mode transition, by adhering to all of the following:

- If the application cannot guarantee to avoid triggering an external wake-up during the STANDBY entry transition period, prior to entering STANDBY mode all external wakeups must be disabled.
- Application SW should use a periodic wake-up (RTC-API) and poll WKPU\_WISR. If a
  wake-up is recorded at WKPU\_WISR this signals to the application SW that an external
  wake-up has occurred whilst in STANDBY mode.
- The RTC-API timer must not timeout during the STANDBY entry transition period.

Alternatively, use an unaffected mode

- a) LPU\_STANDBY(FIRC-on) rather than STANDBY. In LPU\_STANDBY mode, external wake-ups can be enabled (see also e10132).
- b) STOP mode.

### e8871: ME: In STANDBY/LPU STANDBY modes, if FIRC is disabled all 256kB of STANDBY RAM is retained

**Description:** For the case when the FIRC is enabled in STANDBY/LPU STANDBY mode the amount of

RAM retained in STANDBY mode is configurable at the PMCDIG RAM Domain Configuration Register (PMCDIG\_RDCR). However, for the case when the FIRC is disabled in STANDBY mode the configuration at PMCDIG\_RDCR is not applied and all 256K RAM is retained in

STANDBY mode.

**Workaround:** When the FIRC is disabled in STANDBY/LPU STANDBY mode the user need not select the amount of RAM to be retained in STANDBY mode, controlled at PMCDIG RDCR.

### e8898: ME: For a supply voltage of greater than 5.3V the MCU may be reset during a LPU STANDBY to LPU RUN mode transition

**Description:** The MPC5748G datasheet specifies a maximum supply voltage (VDD\_HV\_A) of 5.5V when the MCU is configured for the 5.0V range. For a supply voltage of 5.3V and greater there is a possibility the MCU may trigger a power-on-reset at the LPU\_STANDBY to LPU\_RUN mode

transition. Note the following STANDBY mode transitions are not affected

- STANDBY to DRUN
- LPU\_STANDBY to DRUN

This issue is only present in a corner case of the silicon process.

**Workaround:** When the supply voltage is 5.3V and greater the user should exit LPU\_STANDBY via DRUN and then re-enter LPU\_RUN.

## e8880: MEMU: After exit from LPU RUN mode, the MEMU\_PROT registers are uninitialized which may impact the usage of MEMU

**Description:** The MEMU\_PROT module corresponds to the register protection unit for MEMU.

Both MEMU and MEMU PROT are present in power domain2.

The issue is that the MEMU PROT module does not get initialized after LPU RUN to DRUN mode transition.

This will lead to random register values in MEMU PROT including the LOCK bits which will hinder the usage of MEMU by preventing the user from re-writing MEMU registers.

**Workaround:** If the Lock bits get set, the only workaround is to issue a Reset. This could be done using soft reset from the user application code.

### e8870: NEXUS: Mutli core tracing using NEXUS3 gives corrupted traces for the case when the cores are in the ratio of 2:1

**Description:** Mutli core tracing using NEXUS3 gives corrupted traces for the case when the cores are in the ratio of 2:1

This is applicable to both data and instruction trace.

There is no issue when multi core tracing only Z4A and Z4B as the frequency ratio is always 1:1.

Care has to be taken when multi core tracing of Z4A/Z4B and Z2 as the defualt frequency ratio is 2:1.

Workaround: There are two workarounds:

- 1. Enable timestamping during tracing.
- 2. Configure the Clock Generation Module (CGM) such that the Z4A/Z4B and Z2 core frequency ratio is 1:1.

#### PFLASH: Calibration remap to flash memory not supported on 16KB and 32KB e9873: flash blocks in address range 0x00F90000-0x00FBFFFF

**Description:** The PFLASH module supports calibration remapping of a flash access to another on-chip flash address. UTEST flash, BAF, and secure flash blocks cannot be remapped nor can accesses to other flash blocks be rerouted to addresses in UTEST flash, BAF, or secure flash, Flash blocks of size 16kB and 32KB in address range 0x00F90000-0x00FBFFFF do not support calibration remap to flash memory. All other flash blocks of size 32KB, 64KB 256KB in address range 0x00FC0000-0x0157FFFF can be overlaid using the mirrored address range.

Workaround: When using the calibration remapping of flash feature, the user must select flash blocks of size 32KB, 64KB 256KB in address range 0x00FC0000-0x0157FFFF.

#### SMPU: Process Identifier region hit determination is not available in debug e8406: mode

**Description:** The Process Identifier (PID) feature can be used in the determination of whether the current access hits the SMPU region descriptor. When in debug mode the PID feature is not functional.

Workaround: The SMPU PID feature should be used when debug mode is disabled.

#### e10214: STCU & HSM: LBIST on devices with HSM enabled can cause stuck in reset

Description: If Logic Builtin Selftest (LBIST) is activated in online or offline mode, and the HSM (Hardware Security Module) is enabled the MCU may get stuck in reset under the following conditions:

- 1. The HSM is enabled via the HSM ENABLE[HSM Enable] DCF Client
- 2. HSM is configured to generate System Reset through HSM ENABLE[HSM Sys Reset] DCF Client

Under these configurations, when LBIST is executed this may result in multiple functional and destructive resets . This can also cause the MCU to be stuck in reset if the Reset Escalation feature is enabled at MC RGM.

Workaround: If LBIST needs to be executed on a HSM Enabled MCU, the HSM Enable DCF client should be configured to not generate a System Reset.

# e10103: STCU2: Unexpected STCU self-test timeout can occur when a short functional reset is triggered during execution of online self-test

Description: While an online self-test is in progress there is a finite window during the self-test execution during which if an external reset is asserted (RESET pulled low) and this reset is configured to cause a short functional reset, the self test does not issue a hardware abort but rather the STCU watchdog signals a time-out. This means that the STCU2 Error Register On-line Hardware Abort Flag (STCU2\_ERR\_STAT [ABORTHW]) will not be set, but the On-Line LOCK Error (STCU2\_ERR\_STAT[LOCKESW]) and On-Line Watchdog Time-out (STCU2\_ERR\_STAT [WDTOSW]) flags will be set after the reset. The duration for which the device waits for self-test to complete when this condition occurs is dependent on the watchdog time-out value set in (STCU2\_WDG[WDGEOC])

**Workaround:** Do not configure functional reset sources as short functional reset when selftest is running.

# e8902: STM: The STM Counter Register will not report count value when TEN is cleared

**Description:** For the case when the System Timer Module (STM) counter moves from the running state to

the disabled state using the Timer Counter Enable (STM\_CR[TEN]) the STM Count Register (STM\_CNT) will report zero or the last counter load value, instead of the counter value. Note that when TEN is reasserted the counter will continue from the last count value.

Workaround: To read the current value of the STM Count Register, TEN must be enabled.

### e8868: WKPU: Wakeup Pads pull-ups cannot be enabled in Standby Mode

**Description:** During Standby Mode, all 30 external wakeup Pins cannot be configured in Pulled-Up state using WKPU register WIPUER.

If WIPUER[x] is programmed to value 0, the wakeup pins go to a High-Z state.

If WIPUER[x] is programmed to value 1, the wakeup pins gets configured to Pulled-down state.

In All Modes except Standby Mode, the pull state of wakeup Pins can be configured using its associated SIUL MSCRx[PUE] and SIUL MSCRx[PUS] register bits.

**Workaround:** Use external pull up on board if wakeup pins are required to be pulled up in standby mode.

#### How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2016 NXP B.V.

