DEVKIT-MPC5748G

Table Of Contents:	
Power - Main input, 5V and 3.3V regulator	Sheet 2
Power - MCU Power	Sheet 3
Power - MCU Decoupling	Sheet 4
Reset and JTAG	Sheet 5
Clocks	Sheet 6
MCU GPIO 1	Sheet 7
MCU GPIO 2	Sheet 8
Comms 1 - CAN and LIN	Sheet 9
Comms 2 - OpenSDA	Sheet 10
Comms 3 - USB Host Interface (device footprints only)	Sheet 11
Comms 4 - Ethernet (RMII Mode)	Sheet 12
Comms 5 - FlexRay	Sheet 13
User - Switches, LED's and Potentiometer	Sheet 14
User - GPIO Connectors	Sheet 15

Caution:

These schematics are provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP Calypso family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

Notes:

- All components and board processes are to be ROHS compliant
- All small capacitors are 0402 unless otherwise stated
- All resistors are 0603 5% 0.1w unless otherwise stated. All zero ohm links are 0603
- All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2. 2 Pin jumpers generally have the "source" on pin 1.
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

Signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes.

User notes are given throughtout the schematics.

Specific PCB LAYOUT notes are detailed in ITALICS

Revision Information

Rev	Date	Designer	Comments
X1	23 Sep 2015	Catalin Neacsu	Initial release
X2	24 Sep 2015	Catalin Neacsu	Further changes. Decreased component size where possible.
Х3	29 Sep 2015	Catalin Neacsu	Changed ethernet page. Changed caps around Q50 Rearranged GPIOs on page 15. Added more LEDs on page 14
X4	02 Oct 2015	Catalin Neacsu	Changed U50, USB connectors, ETH Connector, BOM optimization
X5	05 Oct 2015	Catalin Neacsu	Changed PN of U11 and C23
X6	07 Oct 2015	Catalin Neacsu	Small visual updates
X7	08 Oct 2015	Catalin Neacsu	Add separation resistors for USB interface, U50
X8	12 Oct 2015	Catalin Neacsu	Changed 3V3 converter, minor BOM optimization
X9	14 Oct 2015	Catalin Neacsu	Changed 3V3 converter, minor BOM optimization, better cost
X10	21 Oct 2015	Catalin Neacsu	Updated IO connections per Jesus Sanchez's request Added TP on page 3 per Ruiz Ricardo's request
X11	27 Oct 2015	Catalin Neacsu	Changed Power Supply page Added one user led
X12	28 Oct 2015	Catalin Neacsu	Changed PN for P2 and P7
X13	30 Oct 2015	Catalin Neacsu	Changed Power Supply page to allow supply selection
X14	02 Nov 2015	Catalin Neacsu	BOM Optimization
X15	03 Nov 2015	Catalin Neacsu	PN change for L1
X16	23 Dec 2015	Catalin Neacsu	Added Open SDA block Implemented other feedback
X17	06 Jan 2016	Catalin Neacsu	Implemented OpenSDA feedback
X18	08 Jan 2016	Catalin Neacsu	Changed some ICs to their NXP equivalent
X19	15 Jan 2016	Catalin Neacsu	P12, Y50 add GND connections. JTAG connector 14 pins
A	26 Jan 2016	Catalin Neacsu	Protoype Release
A1	13 Jun 2016	Jun Qiao	Update with Flexray, OpenSDA, Ethernet, LED, Buttons, GPIO.
A2	20 Jun 2016	Jun Qiao	Update with OpenSDA, GPIO connectors.
В	24 Jun 2016	Jun Qiao	Pilot Release
		•	•

3 Different test points used in design:

TPVx - Through Hole Pad small

TPHx - Through Hile Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

TPX - Surface Mount Wire Loop




□── TPV?


Automotive Product Group

6501 William Cannon Drive West Austin, TX 78735-8598


This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.


ICAP Classification: CP: Designer C Neacsu **DEVKIT-MPC5748G** Drawn by: Page Title: Index and Title Page Document Number Approved: Pesses Philip SCH-29030 PDF: SPF-29030







Calypso MCU Decoupling and bulk storage













Automotive Product Group


6501 William Cannon Drive West Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

		ICAP Classification:	CP:	IU	D:	PUBI:	X	
Designer:		Drawing Title: DEVKIT-MPC5748G						
Brawn by:	Page Title	e: Calypso MCU	Decoup	ling				
Approved:	Size		-29030 P	DF: SPF-29	030		Rev B	
	Date:	Thursday, July 21, 2016		Sheet	4 of	15		
2				-				








PPC5748GSK0MKU6


Key to text colours:
Purple - Comms Physical Interfaces
Orange - Other Peripherals and I/O
Blos - Debog (OTAG & Nexus)
Black - Clock, Reset and Control
RED - I/O Matrix and other functions (eg LED)


Automotive Product Group

6501 William Carnon Dive West


Milliam Carno








Automotive Product Group 5019 Willem Carero Drine West Aveia, 1, 1/27/25 Add and 1 to the seal or spriseding design, procurement or manufacture in whole is in profit they in 1507 and shall not be used or spriseding design, procurement or manufacture in whole is in profit to the open services prevision of OVD Sentocoductors					
		ICAP Classification: CP: IUO: PUB: 1			
Designer:	Drawin	DEVKIT-MPC5748G			
Drawn by:	Page T	OpenSDA			
Approved:	Size	Document Number SCH-29030 PDF: SPF-29030	Rev B		
	Date:	Thursday, July 21, 2016 Sheet 10 of 15			





FlexRAY Physical Interface Decoupling. All Signals are in Note on VBAT: Place next to power pins. - Operational range is 4.45V to 60V - Undervoltage detection is max 4.715V power domain VDD_HV_A. FlexRAY debug connector FlexRAY interface will On EVB this is supplied from 5v, In theory this work at 3.3V or 5.0V should be to battery with 60uS delay between applying Vbat and I/O voltages. If necessary, 12V can be externally supplied by removing the (PER_HVA) P1 SILK = FR_DBG resistor and connecting pad to 12v 3 DNP TPV5 SILK = BATA VBAT U10 VIO VCC R23 47 1% C8 TXD C9 PER HVA TXEN BGE: Bus Guardian Enable. Pull high to enable transmitter DLW43SH R47 STBN: Standby Input. Pull High for non standby mode SILK = FLEXRAY R30 47 1% FRA-STBN GND C12 Crimped lead - 279-9522 Receptacle housing - 279-9156 RXD EN: Enable Input. PUll high to 10PF RA-RXEN TPV7 RXEN GND WAKE ERRN Bus voltage +/- 12V (VBAT = 12v) Components spec'd for 12V operation R26 10K DNP R41 10K DNP GND GNDGND **Automotive Product Group** 6501 William Cannon Drive West Austin, TX 78735-8598 This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. ICAP Classification: CP: **DEVKIT-MPC5748G** Brawn by: Page Title: FlexRAY Physical Interface Document Number Approved: Rev B

SCH-29030 PDF: SPF-29030

Thursday, July 21, 2016

Sheet 13 of

