### Mask Set Errata for Mask REV3.1\_2N89D & 0N18H

This report applies to mask REV3.1\_2N89D & 0N18H for these products:

• MPC5643L

Errata ID	Errata Title
4168	ADC: Abort switch aborts the ongoing injected channel as well as the upcoming normal channel
4186	ADC: Do not trigger ABORT or ABORTCHAIN prior to the start of CTU triggered ADC conversions and do not trigger ABORTCHAIN prior to the start of INJECTED triggered ADC conversions.
4016	ADC: Presampling on channels 9, 10, 15 leads to incorrect results
4166	CTU: FIFO full and concurrent push and pop operations
7352	DSPI: reserved bits in slave CTAR are writable
3320	Flash: single bit correction status is not available in the Error Correction Status Module (ECSM) and in the Fault Collection and Control Unit (FCCU).
7322	FlexCAN: Bus Off Interrupt bit is erroneously asserted when soft reset is performed while FlexCAN is in Bus Off state
7877	FlexPWM: do not enable the fault filter
4340	LINFlexD: Buffer overrun can not be detected in UART Rx FIFO mode
7274	LINFlexD: Consecutive headers received by LIN Slave triggers error interrupt
7394	MC_ME: Incorrect mode may be entered on low-power mode exit.
4334	MC_RGM: Device stays in reset state on external reset assertion.
6726	NPC: MCKO clock may be gated one clock period early when MCKO frequency is programmed as SYS_CLK/8.and gating is enabled
7120	NZxC3: DQTAG implemented as variable length field in DQM message
8070	SWG: GPIO[55] functionality is not available unless the SWG is powered down
3697	e200z: Exceptions generated on speculative prefetch
6967	eDMA: Possible misbehavior of a preempted channel when using continuous link mode



# e4168: ADC: Abort switch aborts the ongoing injected channel as well as the upcoming normal channel

Errata type: Errata

Description: If an Injected chain (jch1,jch2,jch3) is injected over a Normal chain (nch1,nch2,nch3,nch4) the

Abort switch does not behave as expected.

Expected behavior:

Correct Case (without SW Abort on jch3): Nch1- Nch2(aborted) -Jch1 - Jch2 - Jch3 - Nch2(restored) - Nch3 - Nch4

Correct Case(with SW Abort on jch3): Nch1 - Nch2(aborted) -Jch1 - Jch2 - Jch3(aborted) - Nch2(restored) - Nch3 - Nch4

Observed unexpected behavior:

Fault1 (without SW abort on jch3): Nch1 - Nch2(aborted) - Jch1 - Jch2 - Jch3 - Nch3 - Nch4 (Nch2 not restored)

Fault2 (with SW abort on jch3): Nch1- Nch2 (aborted) - Jch1 - Jch2 - Jch3(aborted) - Nch4 (Nch2 not restored & Nch3 conversion skipped)

**Workaround:** It is possible to detect the unexpected behavior by using the CEOCFRx register. The CEOCFRx fields will not be set for a not restored or skipped channel, which indicates this issue has occurred. The CEOCFRx fields need to be checked before the next Normal chain execution (in scan mode). The CEOCFRx fields should be read by every ECH interrupt at the end of every chain execution.

# e4186: ADC: Do not trigger ABORT or ABORTCHAIN prior to the start of CTU triggered ADC conversions and do not trigger ABORTCHAIN prior to the start of INJECTED triggered ADC conversions.

Errata type: Errata

Description: When ADC MCR[ABORT] or ADC MCR[ABORTCHAIN] is set prior to the ADC receiving a

CTU trigger, the next CTU triggered ADC conversion will not be performed and further CTU

triggered ADC conversions will be blocked.

When ADC\_MCR[ABORTCHAIN] is set prior to the ADC receiving an INJECTED trigger, the next INJECTED ADC conversion will not be performed. Following the ABORTCHAIN command the MCU behaviour does not meet the specification as ADC ISR[JECH] is not set

and ADC\_MCR[ABORTCHAIN] is not cleared.

**Workaround:** Do not program ADC\_MCR[ABORT] or ADC\_MCR[ABORTCHAIN] before the start of ADC conversions.

The case when CTU triggered ADC conversions are blocked should be avoided however it is possible to reactivate CTU conversions by clearing and setting ADC MCR[CTUEN].

#### e4016: ADC: Presampling on channels 9, 10, 15 leads to incorrect results

Errata type: Errata

**Description:** On ADC channels 9 (for factory test only), 10 (VREG\_1.2V), 15 (TSENS) when performing

presampling using VSS\_HV\_ADR (PREVAL0=01) and bypassing the sampling (PRECONV=1)

results in an incorrect converted presampled value.

Workaround: ADC Conversion Timing Register 1 (CTR1) and Presampling Control Register (PSCR), field

PREVAL1(bits 27:28) can be programmed to select the conversion durations and reference

voltages for ADC channels 9, 10, 15.

#### e4166: CTU: FIFO full and concurrent push and pop operations

Errata type: Errata

Description: With a full FIFO, if concurrent FIFO read and write operations occur, then the order of the FIFO

is not correct.

For example, FIFO is full and contains data A,B,C,D. Then there are POP and a PUSH requests in the same clock cycle. After the PUSH and POP operations instead of correct data B,C,D,E, the FIFO contains the data B,C,E,D. Data A is pushed out correctly, but data E and D

are swapped.

Application software can detect the swap between E and D by reading the CTU.FLx.ADC and

CTU.FLx.N\_CH fields, unless E and D refer to the same ADC and same channel.

Workaround: To reduce the risk of this issue 2 suggestions are given:

1) lower the FIFO threshold to less than the size of the FIFO (probability is reduced, but can't be fully excluded).

2) forbid 2 consecutive conversions from the same ADC and channel source to allow swap detection by reading the CTU.FLx.ADC and CTU.FLx.N\_CH fields.

#### e7352: DSPI: reserved bits in slave CTAR are writable

**Errata type:** Errata

Description: When the Descrial/Serial Peripheral Interface (DSPI) module is operating in slave mode (the

Master [MSTR] bit of the DSPI Module Configuration Register [DSPIx MCR] is cleared), bits

10 to 31 (31 = least significant bit) of the Clock and Transfer Attributes Registers

(DSPIx CTARx) should be read only (and always read 0). However, these bits are writable,

but setting any of these bits to a 1 does not change the operation of the module.

Workaround: There are two possible workarounds.

Workaround 1: Always write zeros to the reserved bits of the  ${\sf DSPIx\_CTARn\_SLAVE}$  (when

operating in slave mode).

Workaround 2: Mask the reserved bits of DSPIx\_CTARn\_SLAVE when reading the register in

slave mode.

# e3320: Flash: single bit correction status is not available in the Error Correction Status Module (ECSM) and in the Fault Collection and Control Unit (FCCU).

**Description:** A single bit error correction by the Flash is not passed to the Error Correction Status Module (ECSM) and to the Fault Collection and Control Unit (FCCU). The single bit error correction is

only flagged by the SBC bit of the Flash Module Configuration Register (MCR).

Mask Set Errata for Mask REV3.1 2N89D & 0N18H, Rev 08 JUL 2014

**Workaround:** Poll the SBC bit (Single Bit Correction Status) of the Flash Module Configuration Register (MCR) to detect a single bit error correction event.

# e7322: FlexCAN: Bus Off Interrupt bit is erroneously asserted when soft reset is performed while FlexCAN is in Bus Off state

Errata type: Errata

Description: Under normal operation, when FlexCAN enters in Bus Off state, a Bus Off Interrupt is issued to

the CPU if the Bus Off Mask bit (CTRL[BOFF\_MSK]) in the Control Register is set. In consequence, the CPU services the interrupt and clears the ESR[BOFF\_INT] flag in the Error and Status Register to turn off the Bus Off Interrupt.

In continuation, if the CPU performs a soft reset after servicing the bus off interrupt request, by either requesting a global soft reset or by asserting the MCR[SOFT\_RST] bit in the Module Configuration Register, once MCR[SOFT\_RST] bit transitions from 1 to 0 to acknowledge the soft reset completion, the ESR[BOFF\_INT] flag (and therefore the Bus Off Interrupt) is reasserted.

The defect under consideration is the erroneous value of Bus Off flag after soft reset under the scenario described in the previous paragraph.

The Fault Confinement State (ESR[FLT\_CONF] bit field in the Error and Status Register) changes from 0b11 to 0b00 by the soft reset, but gets back to 0b11 again for a short period, resuming after certain time to the expected Error Active state (0b00). However, this late correct state does not reflect the correct ESR[BOFF\_INT] flag which stays in a wrong value and in consequence may trigger a new interrupt service.

**Workaround:** To prevent the occurrence of the erroneous Bus Off flag (and eventual Bus Off Interrupt) the following soft reset procedure must be used:

- 1. Clear CTRL[BOFF\_MSK] bit in the Control Register (optional step in case the Bus Off Interrupt is enabled).
- 2. Set MCR[SOFT\_RST] bit in the Module Configuration Register.
- 3. Poll MCR[SOFT\_RST] bit in the Module Configuration Register until this bit is cleared.
- 4. Wait for 4 peripheral clocks.
- 5. Poll ESR[FLTCONF] bit in the Error and Status Register until this field is equal to 0b00.
- 6. Write "1" to clear the ESR[BOFF\_INT] bit in the Error and Status Register.
- 7. Set CTRL[BOFF\_MSK] bit in the Control Register (optional step in case the Bus Off Interrupt is enabled).

#### e7877: FlexPWM: do not enable the fault filter

Errata type: Errata

**Description:** Operation of the fault pin filter of the Flexible Pulse Width Modulation (FLEX\_PWM) may be

inconsistent if the Fault Filter is enabled, by setting the Filter Period greater than zero in the Fault Filter register (FFILT\_PER] > 0). The fault filter flag may be set even though the

pulse is shorter than the filter time.

**Workaround:** Do not enable the PWM fault pin filters. Disable the fault pin filters by setting the Fault Filter Period to 0 in the Fault Filter Register (FFILT[FILT\_PER] = 0).

Mask Set Errata for Mask REV3.1 2N89D & 0N18H, Rev 08 JUL 2014

#### e4340: LINFlexD: Buffer overrun can not be detected in UART Rx FIFO mode

Errata type: Errata

**Description:** When the LINFlexD is configured in UART Receive (Rx) FIFO mode, the Buffer Overrun Flag

(BOF) bit of the UART Mode Status Register (UARTSR) register is cleared in the subsequent

clock cycle after being asserted.

User software can not poll the BOF to detect an overflow.

The LINFlexD Error Combined Interrupt can still be triggered by the buffer overrun. This interrupt is enabled by setting the Buffer Overrun Error Interrupt Enable (BOIE) bit in the LIN Interrupt enable register (LINIER). However, the BOF bit will be cleared when the interrupt routine is entered, preventing the user from identifying the source of error.

**Workaround:** Buffer overrun errors in UART FIFO mode can be detected by enabling only the Buffer Overrun Interrupt Enable (BOIE) in the LIN interrupt enable register (LINIER).

### e7274: LINFlexD: Consecutive headers received by LIN Slave triggers error interrupt

Errata type: Errata

**Description:** As per the Local Interconnect Network (LIN) specification, the processing of one frame should

be aborted by the detection of a new header sequence.

In LINFlexD, if the LIN Slave receives a new header instead of data response corresponding to a previous header received, it triggers a framing error during the new header's reception. The LIN Slave still waiting for the data response corresponding to the first header received.

Workaround: The following three steps should be followed -

- 1) Set the MODE bit in the LIN Time-Out Control Status Register (LINTCSR[MODE]) to '0'.
- 2) Set Idle on Timeout in the LINTCSR[IOT] register to '1'.
- 3) Configure master to wait until the occurrence of the Output Compare flag in LIN Error Status Register (LINESR[OCF]) before sending the next header. This flag causes the LIN Slave to go to an IDLE state before the next header arrives, which will be accepted without any framing error.

### e7394: MC\_ME: Incorrect mode may be entered on low-power mode exit.

Errata type: Errata

**Description:** For the case when the Mode Entry (MC ME) module is transitioning from a run mode

(RUN0/1/2/3) to a low power mode (HALT/STOP/STANDBY\*) if a wake-up or interrupt is detected one clock cycle after the second write to the Mode Control (ME\_MCTL) register, the MC\_ME will exit to the mode previous to the run mode that initiated the low power mode

transition.

Example correct operation DRUN->RUN1-> RUN3->STOP->RUN3

Example failing operation DRUN->RUN1-> RUN3->STOP->RUN1

\*Note STANDBY mode is not available on all MPC56xx microcontrollers

Workaround: To ensure the application software returns to the run mode (RUN0/1/2/3) prior to the low power mode (HALT/STOP/STANDBY\*) it is required that the RUNx mode prior to the low power mode is entered twice.

The following example code shows RUN3 mode entry prior to a low power mode transition.

ME.MCTL.R = 0x70005AF0; /\* Enter RUN3 Mode & Key \*/

ME.MCTL.R = 0x7000A50F; /\* Enter RUN3 Mode & Inverted Key \*/

while (ME.GS.B.S\_MTRANS) {} /\* Wait for RUN3 mode transition to complete \*/

ME.MCTL.R = 0x70005AF0; /\* Enter RUN3 Mode & Key \*/

ME.MCTL.R = 0x7000A50F; /\* Enter RUN3 Mode & Inverted Key \*/

while (ME.GS.B.S\_MTRANS) {} /\* Wait for RUN3 mode transition to complete \*/

/\* Now that run mode has been entered twice can enter low power mode \*/

/\* (HALT/STOP/STANDBY\*) when desired. \*/

#### e4334: MC\_RGM: Device stays in reset state on external reset assertion.

Errata type: Errata

Description: On an external reset that is configured to be 'long' the device may remain in reset if the system clock is configured to be sourced by a clock source other than the 16 MHz Internal RC Oscillator (IRCOSC). Recovery from the reset in this case can only be achieved via a powerdown and power-up cycle.

> The failure condition can only be seen with the following Reset Generation Module (MC\_RGM) settings for Functional Event Short Sequence register, External Reset field (RGM\_FESS[SS\_EXR]) and Functional Bidirectional Reset Enable register, External Reset field (RGM\_FBRE[BE\_EXR]):

- RGM\_FESS[SS\_EXR] = 0b0 (long external reset)
- RGM\_FBRE[BE\_EXR] = 0b0 (asserted on external reset event)

Note 1: This condition can only occur if the cause of the device reset was the external reset assertion. It does not occur if, for example, the device reset was due to a power-on.

Note 2: RGM\_FESS[SS\_EXR] = 0b0 and RGM\_FBRE[BE\_EXR] = 0b0 are the default settings out of power-on reset (POR).

Workaround: There are two possible workarounds. In both, the workaround takes effect only after software has reconfigured the MC\_RGM. Therefore, in order to ensure that the issue cannot occur after POR exit and before the software has executed the workaround, the system clock must not be re-configured in the Mode Entry module (MC\_ME) to be sourced by a clock source other than the IRCOSC until after the workaround has been executed.

Workaround #1:

Always configure the external reset event to prevent the external reset output to be driven by the MC\_RGM by writing 0b1 to RGM\_FBRE[BE\_EXR].

If the external reset has been configured to be long (RGM\_FESS[SS\_EXR] = 0b0) and self testing has been enabled via the flash option, the external reset pin will still be asserted from the time of external assertion until reset sequence exit after start-up self test execution.

If the external reset has been configured to be long (RGM\_FESS[SS\_EXR] = 0b0) and self testing has been disabled via the flash option, the external reset pin will still be asserted from the time of external assertion until the chip configuration is loaded from the flash during reset PHASE3.

If the external reset has been configured to be short (RGM\_FESS[SS\_EXR] = 0b1), the external reset pin will still be released as soon as it is no longer asserted from off-chip.

Workaround #2:

Always configure the external reset as 'short' by writing 0b1 to RGM\_FESS[SS\_EXR]. In addition, use software to trigger a long 'functional' or 'destructive' reset via the Mode Entry module (MC\_ME) if flash initialization or start-up self test is required.

The impact of this workaround is the additional time that the device is in reset (due to the short reset sequence triggered by the external reset) and the overhead required for software to check the reset status and request a software reset.

# e6726: NPC: MCKO clock may be gated one clock period early when MCKO frequency is programmed as SYS\_CLK/8.and gating is enabled

Errata type: Errata

Description: The Nexus auxiliary message clock (MCKO) may be gated one clock period early when the

MCKO frequency is programmed as SYS\_CLK/8 in the Nexus Port Controller Port Configuration Register (NPC\_PCR[MCKO\_DIV]=111) and the MCKO gating function is enabled (NPC\_PCR[MCKO\_GT]=1). In this case, the last MCKO received by the tool prior to the gating will correspond to the END\_MESSAGE state. The tool will not receive an MCKO to indicate the transition to the IDLE state, even though the NPC will transition to the IDLE state internally. Upon re-enabling of MCKO, the first MCKO edge will drive the Message Start/End

Output (MSEO=11) and move the tool's state to IDLE.

**Workaround:** Expect to receive the MCKO edge corresponding to the IDLE state upon re-enabling of MCKO after MCKO has been gated.

### e7120: NZxC3: DQTAG implemented as variable length field in DQM message

Errata type: Errata

**Description:** The e200zx core implements the Data Tag (DQTAG) field of the Nexus Data Acquisition

Message (DQM) as a variable length packet instead of an 8-bit fixed length packet. This may result in an extra clock ("beat") in the DQM trace message depending on the Nexus port width

selected for the device.

Workaround: Tools should decode the DQTAG field as a variable length packet instead of a fixed length

packet.

#### e8070: SWG: GPIO[55] functionality is not available unless the SWG is powered down

Errata type: Errata

**Description:** The General Purpose Input/Output 55 (GPIO[55]) functionality on port D[7] is disabled if the

Sine Wave Generator module (SWG) is not in power down mode. The SWG will not enter

power down mode if the SWG clock input is disabled.

**Workaround:** Ensure that the SWG clock input is enabled via the Aux Clock 0 Divider Configuration 1 register (CGM\_AC0\_DC1[DE1]=1) prior to putting the SWG in power down mode in the SWG control register (SWG\_CTRL[PDS] = 1). This will allow GPIO[55] functionality on port D[7].

### e3697: e200z: Exceptions generated on speculative prefetch

Errata type: Errata

Description: The e200z4 core can prefetch up to 2 cache lines (64 bytes total) beyond the current

instruction execution point. If a bus error occurs when reading any of these prefetch locations, the machine check exception will be taken. For example, executing code within the last 64 bytes of a memory region such as internal SRAM or FLASH, may cause a bus error when the core prefetches past the end of memory. An ECC exception can occur if the core prefetches

locations that are valid, but not yet initialized for ECC.

Workaround: Do not place code to be executed within the last 64 bytes of a memory region. When executing

code from internal ECC SRAM, initialize memory beyond the end of the code until the next 32byte aligned address and then an additional 64 bytes to ensure that prefetches cannot land in

uninitialized SRAM.

### e6967: eDMA: Possible misbehavior of a preempted channel when using continuous link mode

Errata type: Errata

**Description:** When using Direct Memory Access (DMA) continuous link mode Control Register Continuous

Link Mode (DMA\_CR[CLM]) = 1) with a high priority channel linking to itself, if the high priority channel preempts a lower priority channel on the cycle before its last read/write sequence, the counters for the preempted channel (the lower priority channel) are corrupted. When the preempted channel is restored, it continues to transfer data past its "done" point (that is the byte transfer counter wraps past zero and it transfers more data than indicated by the byte transfer count (NBYTES)) instead of performing a single read/write sequence and retiring.

The preempting channel (the higher priority channel) will execute as expected.

**Workaround:** Disable continuous link mode (DMA\_CR[CLM]=0) if a high priority channel is using minor loop channel linking to itself and preemption is enabled. The second activation of the preempting

channel will experience the normal startup latency (one read/write sequence + startup) instead

of the shortened latency (startup only) provided by continuous link mode.

#### How to Reach Us:

**Home Page:** 

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, Layerscape, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SafeAssure logo, SMARTMOS, Tower, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

