

2114A 1024 X 4 BIT STATIC RAM

	2114AL-1	2114AL-2	2114AL-3	2114AL-4	2114A-4	2114A-5
Max. Access Time (ns)	100	120	150	200	200	250
Max. Current (mA)	40	40	40	40	70	70


- HMOS Technology
- Low Power, High Speed
- Identical Cycle and Access Times
- Single +5V Supply ±10%
- High Density 18 Pin Package

- Completely Static Memory No Clock or Timing Strobe Required
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- 2114 Upgrade

The Intel® 2114A is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits using HMOS, a high performance MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding, therefore it requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2114A is designed for memory applications where the high performance and high reliability of HMOS, low cost, large bit storage, and simple interfacing are important design objectives. The 2114A is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (\overline{CS}) lead allows easy selection of an individual package when outputs are or-tied.



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	10°C to 80°C
Storage Temperature	
Voltage on any Pin	
With Respect to Ground	3.5V to +7V
Power Dissipation	1.0W
D.C. Output Current	5mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10\%$, unless otherwise noted.

SYMBOL	PARAMETER	2114AL Min.	-1/L-2/L Typ.l ¹ l	L L		2114A-4/ Typ.[1]		UNIT	CONDITIONS
[I LI]	Input Load Current (All Input Pins)			10			10	μΑ	V _{IN} = 0 to 5.5V
Itol	I/O Leakage Current			10			10	μΑ	CS = V _{IH} V _{I/O} = GND to VCC
Icc	Power Supply Current		25	40		50	70	mA	$V_{CC} = max, I_{1/O} = 0 mA,$ $T_A = 0^{\circ}C$
VIL	Input Low Voltage	-3.0		0.8	-3.0		0.8	V	
VIH	Input High Voltage	2.0		6.0	2.0		6.0	V	
loL	Output Low Current	2.1	9.0		2.1	9.0		mA	V _{OL} = 0.4V
Іон	Output High Current	-1.0	-2.5		-1.0	-2.5		mA	V _{OH} = 2.4V
los ^[2]	Output Short Circuit Current			40		,	40	mA	

NOTE: 1. Typical values are for $T_A = 25^{\circ} C$ and $V_{\infty} = 5.0 V$.

CAPACITANCE

TA = 25°C, f = 1.0 MHz

SYMBOL	TEST	MAX	UNIT	CONDITIONS		
C _{I/O}	Input/Output Capacitance	5	pF	V _{I/O} = OV		
C _{IN}	Input Capacitance	5	pF	V _{IN} = OV		

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	2.0 Volt
Input Rise and Fall Times	0 nsec
Input and Output Timing Levels1.	5 Volts
Output Load 1 TTL Gate and C _L =	100 pF

^{2.} Duration not to exceed 30 seconds.

A.C. CHARACTERISTICS $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %, unless otherwise noted.

READ CYCLE [1]

SYMBOL	1		2114AL-1		2114AL-2		2114AL-3		2114A-4/L-4		2114A-5	
	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	UNIT
tec	Read Cycle Time	100		120		150		200		250		ns
tA	Access Time		100		120	 	150		200		250	ns
tco	Chip Selection to Output Valid		70		70		70		70		85	ns
tcx	Chip Selection to Output Active	10		10		10		10		10		ns
t _{отр}	Output 3-state from Deselection		30		35		40		50		60	ns
t _{oha}	Output Hold from Address Change	15		15		15	 -	15	,	15		ns

WRITE CYCLE [2]

SYMBOL	•	2114AL-1		2114AL-2		2114AL-3		2114A-4/L-4		2114A-5		T	
	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	UNIT	
twc	Write Cycle Time	100		120		150		200		250		ns	
tw	Write Time	75		75		90		120		135		ns	
twn	Write Release Time	0		0		0		0		0		ns	
t _{otw}	Output 3-state from Write		30		35	 -	40		50	 -	60	ns	
tow	Data to Write Time Overlap	70		70		90		120		135		ns	
t _{DH}	Data Hold from Write Time	0		0		0		0		0		ns	

NOTES:

- 1. A Read occurs during the overlap of a low \overline{CS} and a high \overline{WE} .

 2. A Write occurs during the overlap of a low \overline{CS} and a low \overline{WE} twis measured from the latter of \overline{CS} or \overline{WE} going low to the earlier of \overline{CS} or \overline{WE} going high.


WAVEFORMS READ CYCLE®

ADDRESS DOUT

NOTES:

- 3. WE is high for a Read Cycle.
 4. If the CS low transition occurs simultaneously with the WE low. transition, the output buffers remain in a high impedance state.
- 5. WE must be high during all address transitions.

WRITE CYCLE



TYPICAL D.C. AND A.C. CHARACTERISTICS

