CD4000-Series Ratings and Classifications

Absolute Maximum Ratings	Reliability Information		
DC Supply Voltage Range, (VDD)0.5V to +20V	Thermal Resistance	θ_{ja}	θ _{jc}
(Voltage Referenced to VSS Terminals)	Ceramic DIP Package	28°C/W	TBD°C/W
Input Voltage Range, All Inputs0.5V to V _{DD} +0.5V	Flatpack Package	22°C/W	TBD°C/W
DC Input Current, Any One Input±10mA	Maximum Package Power Dissipation (P	•	
Operating Temperature Range (T _A)55°C to +125°C Package Types D, F, K, H	For $T_A = -55^{\circ}C$ to $+100^{\circ}C$ (Package T) For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ (Package Linearity	Types D, F, K	
Storage Temperature Range (T _{STG})65°C to +150°C	Device Dissipation Per Output Transistor .		100mW
Lead Temperature (During Soldering)+265°C	For TA = Full Package Temperature Ra	nge (All Pac	kage Types)
At Distance 1/16 \pm 1/32 Inch (1.59mm \pm 0.79mm) from case for 10s Maximum	Junction Temperature		+175°C

Recommended Operating Conditions

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

(For T_A = Full Package Temperature Range)

Device Classification for Leakage Current

SSI, MSI-1 and MSI-2. In order to determine the limits DC electrical characteristics chart.

The table below classifies the levels of device leakage as which apply to a specific device type, consult the standard

CLASSIFICATION ACCORDING TO CIRCUIT COMPLEXITY


GATES/ INVERTERS (SSI)	BUFFERS/FI LATCHES/M GATES	ULTILEVEL	co	OMPLEX LOGIC (MSI-	2)
CD4000B CD4001B CD4002B CD4007UB CD4007UB CD4011B CD4012B CD4016B* CD4023B CD4025B CD4028B CD4088B CD4066B* CD4068B CD4071B CD4071B CD4072B CD4071B CD4072B CD4073B CD4073B CD4075B CD4078B CD4078B CD4078B	CD4009UB* CD4010B CD4013B CD4019B CD4027B CD4030B CD4041UB* CD4042B CD4043B CD4044B CD4047B CD4047B CD4050B CD4070B CD4077B	(MSI-1) CD4085B CD4086B CD4093B* CD4096B CD4096B CD4098B CD4503B* CD4503B* CD40107B* CD40107B* CD40147B CD40174B CD40175B CD40175B CD40257B	COUNTY OF THE PROPERTY OF THE	CD4060B CD4063B CD4067B* CD4076B CD4076B CD4094B CD4097B* CD4099B CD4508B CD4510B CD4511B* CD4514B CD4514B CD4515B CD4516B CD4516B CD4516B CD4517B CD4518B CD4517B CD4518B CD4520B CD4520B CD4527B	CD4556B CD4585B CD4724B CD14538B CD40100B CD40101B CD40102B CD40103B CD40104B CD40105B CD401108* CD40160B CD40160B CD40160B CD40161B CD40162B CD40163B CD40182B CD40182B CD40192B
CD4082B			CD4051B* CD4052B* CD4053B*	CD4532B CD4536B CD4555B	CD40193B CD40194B CD40208B

^{*} Indicates type for which, because of design requirements, one or more static characteristics differ from the standardized data. These differences are defined in separate DC Electrical Characteristics charts.

Radiation Resistant CD4000-Series

Harris radiation hardened CD4000-series CMOS integrated circuits tested to withstand total ionizing radiation dosages of 1 x 10^5 rads (Si) — R-suffix types, and 1 x 10^6 rads (Si) — H-suffix types. These radiation tolerances are achieved by special process controls imposed during wafer fabrication.

Harris radiation hardened types may be screened to Mil-M-38510 Class S and to level /MS. The specified levels of radiation resistance are verified per Table V group E subgroup 2 of Method 5005 and tested according to Method 1019 of Mil-Std-883. Four electrically good packaged samples from each wafer, one from each quadrant, are exposed in a Cobalt 60 source for a time period corresponding to the specified total dose. The samples are then electrically tested within one hour after exposure for threshold voltage, threshold voltage delta, IDD leakage current, and functionality. Propagation delay is also measured for 38510 tested product.



TYPICAL THRESHOLD VOLTAGE VARIATIONS OF HARRIS MEGARAD CD4000-SERIES CMOS INTEGRATED CIRCUITS AS A FUNCTION OF TOTAL DOSE GAMMA RADIATION

RADIATION RESISTANT CD4000-SERIES CMOS ICs

Post Radiation Test Criteria — Maximum Limits for IDD, (VDD = 18V for B-Series Types or 15V for A-Series Types)

TYPE	I _{DD} (MAX) μ A	TYPE	l _{DD} (MAX) μΑ	TYPE	I _{DD} (MAX) μΑ	TYPE	I _{DD} (MAX) μΑ
CD4000	2.5	CD4040	25	CD4078	2.5	CD4555	25
CD4001	2.5	CD4041	7.5	CD4081	2.5	CD4556	25
CD4002	2.5	CD4042	7.5	CD4082	2.5	CD4585	25
CD4006	25	CD4043	7.5	CD4085	2.5	CD4724	25
CD4007	2.5	CD4044	7.5	CD4086	2.5	CD40100	25
CD4008	25	CD4046	25	CD4089	25	CD40101	25
CD4009	7.5	CD4047	25	CD4093	7.5	CD40102	25
CD4010	7.5	CD4048	7.5	CD4094	25	CD40103	25
CD4011	2.5	CD4049	7.5	CD4095	7.5	CD40104	25
CD4012	2.5	CD4050	7.5	CD4096	7.5	CD40105	25
CD4013	7.5	CD4051	25	CD4097	25	CD40106	7.5
CD4014	25	CD4052	25	CD4098	7.5	CD40107	7.5
CD4015	25	CD4053	25	CD4099	25	CD40108	25
CD4016	2.5	CD4060	25	CD4502	7.5	CD40109*	7.5
CD4017	25	CD4063	25	CD4503	7.5	CD40147	25
CD4018	25	CD4066	2.5	CD4504	7.5	CD40160	25
CD4019	7.5	CD4067	25	CD4508	25	CD40161	25
CD4020	25	CD4068	7.5	CD4510	25	CD40162	25
CD4021	25	CD4069	2.5	CD4511	25	CD40163	25
CD4022	25	CD4070	2.5	CD4512	25	CD40174	7.5
CD4023	2.5	CD4071	2.5	CD4514	25	CD40175	7.5
CD4024	25	CD4072	2.5	CD4515	25	CD40181	25
CD4025	2.5	CD4073	2.5	CD4516	25	CD40182	25
CD4026	25	CD4075	2.5	CD4517	25	CD40192	25
CD4027	7.5	CD4076	25	CD4518	25	CD40193	25
CD4028	25	CD4077	2.5	CD4520	25	CD40194	25
CD4029	25			CD4527	25	CD40208	25
CD4030	7.5			CD4532	25	CD40257	7.5
CD4031	25			CD4536	25		
CD4033	25						
CD4034	25						
CD4035	25						

Post Radiation Threshold Voltage Test Criteria ($V_{DD} = 10V$; $I = Constant 10\mu A$)

N Threshold = 0.2V min

*P Threshold = 3.5V max CD40109 and 40106
P Threshold = 2.8V max

 ΔP Threshold = 1.0V max ΔN Threshold = 1.0V max

Radiation Hardened High Reliability ICs

Radiation Hardness Assurance Testing

CD4000-Series Total Dose Testing Procedures

- Class S Wafer Sampling
 - ► Test Four Samples (High-Rel Visual Rejects) ► LT PD = 20, 11/0
 - ➤ One From Each Quadrant of Wafer
 - ▶ Reject If Any One Sample Fails

- Class B Inspection Lot Sampling

18/1

CD4000-SERIES POST RADIATION TESTS

SYMBOL	CHARACTERISTIC	JAN LIMIT	NONJAN LIMIT	VOLTAGE
VTN	N Threshold Voltage	0.3V Min	0.2V Min	10V
V _{TP}	P Threshold Voltage	2.8V Max	2.8V Max	10V
Δ۷Τ	Delta Threshold Voltage	1.4V Max	1.0V Max	10V
Iss	Quiescent Current	100 x Max	100 x Max	18V
	CD4000B-Series	Pre-Rad Value	Pre-Rad Value	
T _{PLH} , T _{PHL}	Propagation Delay	1.35 x Max Pre-Rad Value		5V*

^{*} Worst case test condition


Radiation Resistant CD4000 Series

SCREENING LEVELS FOR HARRIS HIGH RELIABILITY RADIATION RESISTANT CD4000-SERIES CMOS ICS

	SCREENING LEVELS	APPLICATION	DESCRIPTION
PACKAGE	D DEVICES (D, F, K OR J SUFFIX)		
/MSR /MSH	Class S with SEM Inspection and Condition A Precap Visual Inspection + Radiation Hardened to 10 ⁵ Rads (Si) +Radiation Hardened to 10 ⁶ Rads (Si)	Aerospace and Missiles	For devices intended for use where mainten- ance and replacement are difficult and reliability is imperative
CHIPS (H	SUFFIX)		
/SR /SH	SEM Inspection and Condition A Visual Inspection + Radiation Hardened to to 10 ⁵ Rads (Si) + Radiation Hardened to to 10 ⁶ Rads (Si)	Aerospace and Missiles	For hybrid applications where mainten- ance and replacement are extremely difficult and reliability is imperative

CD4000-Series CMOS ICs Transient Radiation Resistance

Samples of CD4000-series devices representing all levels of circuit complexity have been characterized for transient radiation effects. The data indicate the ranges of occurence of upset, latchup and survivability as a function of radiation dose rate.



EFFECTS OF TRANSIENT RADIATION (10⁶ RADS (Si) ON CD4000-SERIES INTEGRATED CIRCUITS (ALUMINUM GATE CMOS ON BULK SILICON)

Latchup

Latchup occurs because of the presence of inherent bipolar SCR structures in bulk CMOS devices. In normal operation, the parasitic bipolar SCR remains inactive. The device is said to be in the latchup state when the parasitic SCR structures become activated, thereby creating a low impedance path from VDD to VSS. In the "ON" condition, the SCR can conduct heavily at low voltages. Latchup may be induced by the resultant photocurrents of high intensity transient ionizing radiation or by applying excessive voltage. Once turned on, the SCR can be rendered dormant again only by removing the power supply. Burn-out of the device may result if the current is not limited in some way.

The region of occurance of the latch condition in CMOS ICs under high intensity transient radiation is quite wide. Only two known device types latch below the 1 x 109 RAD (Si)/s level. A significant number of device types do not latch above dose rates of 1 x 10¹¹ RADs (Si)/s.

Latchup Protection

Latchup protection in bulk CMOS devices can be achieved by taking advantage of the effects of neutron irradiation. Neutron irradiation will reduce minority-carrier lifetime, which, in turn attenuates the current gains, or betas, of bipolar transistors. To turn on the SCR structure of CMOS devices, it is necessary for the beta product of its bipolar transistors are majority- carrier devices, normal CMOS performance is generally unaffected by neutron irradiation. Therefore, neutron irradiation is a suitable method for precluding latchup in CMOS devices. In addition, neutron-irradiated CMOS devices are less susceptible to logic upset due to transient radiation.

Neutron-Irradiated CMOS

Harris offers custom CD4000-series devices which are made from wafers that are exposed to a neutron fluence of approximately 1 x 10¹⁴n/cm². After neutron irradiation, wafers can be assembled and screened to all requirements of the Harris level product.

Survivability

Survivability level is the maximum transient-radiation level at which damage does not occur. Above this level photocurrents are created to the extent that excessive dissipation is caused, resulting in permanent damage to the device.

Standard DC Electrical Characteristics

Standard "B" Series Devices

The following table contains electrical characteristics for devices. These parameters are 100% tested except all CD4000B-series standard output CMOS where indicated.

Conditions			Limits at Indicated Temperatures							
•	Conditions	\$	-55	oC.	+25	5°C	+125	5°C	Units	Notes
V _o	Vin	V _{DD}	Min.	Max.	Min.	Max.	Min.	Мах.		
_			_	_	_	-		_		4
_	0,5	5	Ī —	0.25•	_	0.25•	_	7.5●		
_	0,10	10	_	0.5∙	<u> </u>	0.5•	_	15∙	uΑ	1
_			-		-		_			
_			 					 		
- 1			1		-					
			_		_	1			μΑ	1, 2
			_		=		_			
					 					
l _		_	l _	-	l _	10•	_		١.	l .
_	0,15	15	l –	20•	-	20•	_	600∙	μΑ	1
_	0,20	20	_	100 ⋅	_	100		3000		
0.4	0,5	5	0.64•	_	0.51	_	0.36•	_		
0.5	0,10	10	1.6•		1.3	-	0.9•	_	mA	
1.5	0,15	15	4.2•	_	3.4	_	2.4•	_		
4.6	0,5	5	-0.64	_	-0.51	_	-0.36•	-		
2.5	0,5	5	-2.0		-1.6	-	-1.15●	-	mA	
1 i			1	_	1	_		-		
13.5										
_		L	1		1				١ ,,	
-							1		,	
			ł					5.55		
-		4	1			1		_	v	
-	0,15	15	14.95	_	14.95	_	14.95	_	•	
4.5	_	5	_	1.5	_	1.5	_	1.5		
9	_	10	_	3∙	_	3	_	3	v	
13.5		15	_	4	_	4		4		
4.5	_	5	_	1•	_	1	_	1		
9		10	_	2	_		-	2	V	
			 	2.5		2.5		2.5		
0.5, 4.5	_	5	3.5	-	3.5	-		-	l	
			1	_	1	_	1		V	
			- 	-						
	_		l l	-	1	-	1	-	\ _V	
	_	15	12.5	_	12.5	_	12.5	-	*	
1,			1					<u> </u>		
	0,20	20	_	± 0.1	_	± 0.1	-	±1	μΑ	1
0,20	0,20	20	_	± 0.4		± 0.4	-	± 12	μA	1, 3
	Vo — — — — — — — — — — — — — — — — — — —	Vo V _{IN} — 0,5 — 0,10 — 0,15 — 0,20 — 0,10 — 0,10 — 0,15 — 0,20 — 0,10 — 0,20 0.4 0,5 0.5 0,10 1.5 0,5 9.5 0,10 13.5 0,15 4.6 0,5 2.5 0,5 0,10 0,15 4.6 0,5 2.5 0,5 0,10 0,15 4.6 0,5 2.5 0,5 0,10 0,15 4.5 — 9 — 13.5 — 4.5 — 9 — 13.5 — 0.5,4.5 — 1,9 — 1.5,13.5 <t< td=""><td></td><td>Vo V_{IN} V_{DD} Min. — — — — — 0,5 5 — — 0,15 15 — — 0,15 15 — — 0,10 10 — — 0,10 10 — — 0,15 15 — — 0,15 15 — — 0,10 10 — — 0,15 15 — — 0,15 15 — — 0,10 10 — — 0,10 10 1.6• 1.5 0,15 15 4.2• 4.6 0,5 5 — 2.0 9.5 0,10 10 — — 1.6• 13.5 0,15 15 — — 2.0 — — — — — — — —</td><td>Vo V_{IN} V_{DD} Min. Max. — — — — — — 0,10 10 — 0.5 • — 0,15 15 — 1 • — 0,15 15 — 1 • — 0,10 10 — 2 • — 0,15 15 — 4 • — 0,15 15 — 4 • — 0,15 15 — 2 • — 0,15 15 — 2 • — 0,15 15 — 2 • — 0,10 10 — 10 • — 0,15 15 — 20 • — 0,15 15 — 20 • — 0,15 15 — 20 • — 0,15 15 4.2 • — 4.6 0,5 5 5 -0.64</td><td>Vo V_{IN} V_{DD} Min. Max. Min. — — — — — — 0,10 10 — 0,5* — — 0,15 15 — 1* — — 0,15 15 — 1* — — 0,10 10 — 2* — — 0,10 10 — 2* — — 0,15 15 — 1* — — 0,10 10 — 2* — — 0,15 15 — 4* — — 0,10 10 — 10* — — 0,10 10 — 10* — — 0,10 10 — 10* — — 0,15 5 — 5* — 0.51 1.3 4.2* — 3.4</td><td>Conditions -55°C +25°C Vo Vin VDD Min. Max. Min. Max. — — — — — — — — 0.5 5 — 0.25* — 0.25* — 0.15 15 — 1* — 1* — 0.15 15 — 1* — 1* — 0.00 20 — 5 — 5 — 0.10 10 — 2* — 2* — 0.10 10 — 2* — 2* — 0.15 15 — 4* — 4* — 0.10 10 — 10* — 10* — 0.15 15 — 20* — 20* — 0.10 10 — 10* — 10* —</td><td>Vo Vin VoD Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Mi</td><td>Vo V_{IN} V_{DO} Min. Max. Min. Max. Min. Max. —</td><td> Conditions</td></t<>		Vo V _{IN} V _{DD} Min. — — — — — 0,5 5 — — 0,15 15 — — 0,15 15 — — 0,10 10 — — 0,10 10 — — 0,15 15 — — 0,15 15 — — 0,10 10 — — 0,15 15 — — 0,15 15 — — 0,10 10 — — 0,10 10 1.6• 1.5 0,15 15 4.2• 4.6 0,5 5 — 2.0 9.5 0,10 10 — — 1.6• 13.5 0,15 15 — — 2.0 — — — — — — — —	Vo V _{IN} V _{DD} Min. Max. — — — — — — 0,10 10 — 0.5 • — 0,15 15 — 1 • — 0,15 15 — 1 • — 0,10 10 — 2 • — 0,15 15 — 4 • — 0,15 15 — 4 • — 0,15 15 — 2 • — 0,15 15 — 2 • — 0,15 15 — 2 • — 0,10 10 — 10 • — 0,15 15 — 20 • — 0,15 15 — 20 • — 0,15 15 — 20 • — 0,15 15 4.2 • — 4.6 0,5 5 5 -0.64	Vo V _{IN} V _{DD} Min. Max. Min. — — — — — — 0,10 10 — 0,5* — — 0,15 15 — 1* — — 0,15 15 — 1* — — 0,10 10 — 2* — — 0,10 10 — 2* — — 0,15 15 — 1* — — 0,10 10 — 2* — — 0,15 15 — 4* — — 0,10 10 — 10* — — 0,10 10 — 10* — — 0,10 10 — 10* — — 0,15 5 — 5* — 0.51 1.3 4.2* — 3.4	Conditions -55°C +25°C Vo Vin VDD Min. Max. Min. Max. — — — — — — — — 0.5 5 — 0.25* — 0.25* — 0.15 15 — 1* — 1* — 0.15 15 — 1* — 1* — 0.00 20 — 5 — 5 — 0.10 10 — 2* — 2* — 0.10 10 — 2* — 2* — 0.15 15 — 4* — 4* — 0.10 10 — 10* — 10* — 0.15 15 — 20* — 20* — 0.10 10 — 10* — 10* —	Vo Vin VoD Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Mi	Vo V _{IN} V _{DO} Min. Max. Min. Max. Min. Max. —	Conditions

[•] These parameters are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

NOTES:

^{1.} At -55°C test is performed with $V_{\mbox{\scriptsize DD}}$ of 18V.

^{2.} CD4047B - Maximum DC supply voltage VDD is 13V for radiation hardened version of this type when operating with RC network.

^{3.} For applicable devices only.

^{4.} At 25°C $V_{IN} = 0$ - 20V, $V_{DD} = 20V$; 125°C $V_{IN} = 0$ - 18V, $V_{DD} = 18V$; and at -55°C $V_{IN} = 0$ - 3V, $V_{DD} = 3V$.

Non-Standard DC Electrical Characteristics

Non-Standard "B" Series Devices

The table below indicates all devices which are considered to be non-standard. Non-standard devices are types such as bilateral switches (CD4066B), multiplexers (CD4051B), special sink or source currents (CD4049UB, CD4050B), and open drain buffer/drivers (CD40107B) which exhibit non-standard outputs or special parameters. This table shows the

100% electrical tests that are performed on these specialized devices. These tests take the place of corresponding parameters in the Standard Electrical Characteristics table. For the types listed with RON tests, drive current and output voltage tests should be deleted from the Standard Electrical Characteristics table.

				Limit	s at Indicate	ed Temper	atures	
Static Electrical		Conditions		-55°C	+2	5°C	+125°C	Units
Parameters	V _o	V _{IN}	V _{DD}	Min./Max.	Min.	Max.	Min./Max.	
CD4009UB, CD4010B	•							
Output low drive	0.4	0,5	4.5	3.2●	2.6•	_	1.8•	
current	0.4	0,5	5	3.75●	3	-	2.1•	mA
I _{OL} min.	0.5	0,10	10	10.0●	8	_	5.6•	
	1.5	0,15	15	30.0•	24		16.0•	
Output high drive	4.6	0,5	5	-0.25●	-0.2	_	-0.15●	
current	2.5	0.5	5	-1.0●	-0.8	_	-0.58∙	A
I _{OH} min.	9.5	0.10	10	-0.55•	-0.45	_	-0.33●	mA
TOA WITTE	13.5	0,15	15	-1.65•	-1.5	-	-1.1•	
CD4016B								
Control	Vie=Vee V	Vos = V _{DD}	5	0.9	_	0.7	0.4	
Input voltage low		Vos = Vss	10	0.9•	_	0.7	0.4•	
V _{IL} max.		<10μA	15	0.9		0.7	0.4	٧
VIL HILLA.	1,191	, 10µ.						
Control			5	3.5	3.5	_	3.5	
Input voltage high	-	_	10	7.0●	7.0●	_	7.0•	V
V _{IH} min.			15	11.0	11.0		11.0	
On-state resistance	V _{IS} = V _D	or V _{SS}	10	600		660	960	
R _{ON} max.	V _{IS} = 4.7	5 or 5.75	10	1870	_	2000	2600	ohms
R _L = 10k returned	V _{IS} = V _D	or V _{SS}	15	360	_	400	600	Olima
to V _{DD} -V _{SS} /2	V _{IS} = 7.2	5 or 7.75	15	775		850	1230	
CD4031B								
Output low drive	0.4	0,5	5	2.56•	2.04		1.44•	
current	0.5	0,10	10	6.4●	5.2	_	3.6●	mA
l _{OL} min. Q	1.5	0,15	15	16.8•	13.6		9.6∙	
	0.4	0.5	5	0.64•	0.51	_	0.36•	
Q, Q', CLd	0.5	0,10	10	1.6•	1.3	_	0.9•	mA
4, 4, 525	1.5	0,15	15	4.2●	3.4		2.4●	
Output high drive	4.6	0.5	5	-0.64●	-0.51	_	-0.36◆	
current ton min.	2.5	0,5	5	-2.0●	-1.6	_	-1.15◆	4
out one to a	9.5	0,10	10	-1.6●	-1.3	_	-0.9●	mA
Q, Q, Q', CLd	13.5	0,15	15	-4.2●	-3.4	-	-2.4•	
CD4041UB								
Output low drive	0.4	0,5	5	2.1•	1.6		1.2◆	
current	0.5	0,10	10	6.25●	5	-	3.5◆	mA
I _{OL} min.	1.5	0,15	15	24 •	19		13•	
Output high drive	4.6	0,5	5	-2.1•	-1.6	_	-1.2 •	
current	2.5	0,5	5	-8.4●	-6.4	_	-4.6●	mA
I _{OH} min.	9.5	0,10	10	-6.25●	-5.0	_	-3.5●	111/4
	13.5	0.15	15	-24●	-19	1 —	-13•	1

Limits with black dots (•) are tested 100%.

These parameters are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

				Limit	Limits at Indicated Temperatures				
Static Electrical		Conditions		-55°C	+2	5°C	+125°C	Units	
Parameters	, Vo	V _{IN}	V _{DD}	Min./Max.	Min.	Max.	Min./Max.		
CD4046B									
Zener diode voltage (V _Z)		1 ₂ = 50 μA		-	4.45●	6.5•		٧	
Quiescent leakage phase comparator pin 14 open pin 5 = V _{DD}	1111	0,5 0,10 0,15 0,20	5 10 15 20	0.2 1.0 1.5 4.0	-	0.2 1.0 1.5 4.0•		mA	
Quiescent leakage phase comparator pin 14 = V _{SS} or V _{DD} pin 5 = V _{DD}	=	0,5 0,10 0,15 0,20	5 10 15 20	20 40 80 160	1 - 1 -	20 40 80 160•	_ _ _ _	μΑ	
CD4049UB, CD4050B			•						
Output low drive current I _{OL} min.	0.4 0.4 0.5 1.5	0,5 0,5 0,10 0,15	4.5 5 10 15	3.3 4.0 10 26	2.6• 3.2• 8.0• 24•	_ _ _	1.8 2.4 5.6 18	mA	
Output high drive current Ion min.	4.6 2.5 9.5 13.5	0,5 0,5 0,10 0,15	5 5 10 15	-0.81 -2.6 -2.0 -5.2	-0.8• -3.2• -1.8• -6.0•	_ _ _ _	-0.48 -1.55 -1.18 -3.1	mA	
CD4051B, CD4052B, CD40538	a, CD4067B, CD4	097B		•			-		
On-state resistance Ron max.	. to V _{DE}	returned y-V _{SS} /2 s to V _{DD}	5 10 15	800 310 200	-	1050• 400• 240•	1300e 500e 320e	ohms	
Input voltage low V _{IL} max.	R _L = 11	= V _{SS} c to V _{SS} < 2 μΑ	5 10 15	1.5• 3.0 4.0•	_ _ _	1.5• 3.0 4.0•	1.5• 3.0 4.0•	Volts	
Input voltage high V _{IH} min.	R _L = 1	= V _{SS} κ to V _{SS} < 2 μΑ	5 10 15	3.5e 7.0 11.0e	3.5• 7.0 11.0•	_ _ _	3.5• 7.0 11.0•	Volts	
Off channel leakage current Any channel off max.	V _{SS} -V	V _{EE} -V	18	± 100•		± 100+	± 1000•	nA	
All channels (common out/in) off max.				1,000					

[•] These parameters are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

Static		Conditions		Limits at Indicated Temperatures				
Electrical		Conditions		-55°C	+2	5°C	+125°C	Unit
Parameters	Vo	VIN	V _{DD}	Min./Max.	Min.	Max.	Min./Max.	
CD4066B								
On-state	R _L = 10	returned	5	800•	_	1050•	1300•	
resistance		_D -V _{SS} /2	10	310∙	_	400•	550∙	ohm
R _{ON} max.	V _{IS} = V	ss to V _{DD}	15	200•		240•	320∙	
Control Input Voltage Low	V _{IO} = V _{IO}	s, Vos = V _{DD}	5	1.0•		1.0•	1.0•	
V _{ILC} max.		D, V _{OS} = V _{SS}	10	2.0		2.0	2.0	Volt
VILC HIBX.		<10μA	15	2.0	_	2.0•	2.0•	
Control Input Voltage High			5	3.5●	3.5•		3.5•	
V _{IHC} min.	-	-	10	7.0	7.0	_	7.0	Volt
			15	11.0•	11.0•		11.0•	
Input output leakage							,	
current (switch off)	0	0	18	± 100	_	± 100	± 1000	пA
Effective off resistance V _C = V _{SS}			_					
CD4093B		_i		ı		1		-
Positive Trigger	Τ_	a	5	2.2•	2.2•	Ι_	2.2•	
Threshold Voltage		a	10	4.6	4.6	_	4.6	
V _P min.	_	a	15	6.8●	6.8•	_	6.8●	v
,	_	ь	5	2.6•	2.6●	l –	2.6•	٧
	_	b	10	5.6	5.6	-	5.6	
		b	15	6.3	6.3		6.3	
V _P max.	_	а	5	3.6●	_	3.6•	3.6•	
	_	a	10	7.1	-	7.1	7.1	
		a	15 5	10.8• 4•	_	10.8• 4•	10.8• 4•	V
	1 =	b	10	8.2	_	8.2	8.2	
	_	b	15	12.7	_	12.7	12.7	
Negative Trigger	† –	a	5	0.9•	0.9•	_	0.9•	
Threshold Voltage	_	a	10	2.5	2.5	_	2.5	
V _N min.	_	a	15	4•	4•	-	4•	v
		b	5	1.4•	1.4•	1 -	1.4•	•
	_	b	10 15	3.4 4.8	3.4 4.8	_	3.4 4.8	
V _N max.	 	a	5	2.8•		2.8•	2.8•	
vn IIIax.	_	a	10	5.2	_	5.2	5.2	
	_	a	15	7.4•	_	7.40	7.4•	
	<u> </u>	b	5	3.2•	_	3.2●	3.2●	٧
	_	ь	10	6.6	_	6.6	6.6	
		b	15	9.6		9.6	9.6	
Hysteresis Voltage	-	a	5	0.3•	0.3•		0.3•	
V _H min.	_	a	10	1.2	1.2	_	1.2 1.6•	
•	-	a b	15 5	1.6• 0.3•	1.6• 0.3•	l <u>-</u>	0.3•	٧
		b	10	1.2	1.2	<u>-</u>	1.2	
	_	b	15	1.6	1.6	_	1.6	
V _H max.	1 -	a	5	1.6	_	1.6•	1.6•	
	-	a	10	3.4	_	3.4	3.4	
	-	а	15	5•	_	5∙	5•	v
	-	b	5	1.6	_	1.6•	1.6•	•
	-	b	10	3.4	_	3.4	3.4	
	I –	b	15	5	ı –	5	5	

 $^{^{\}rm a}$ Input on terminals 1, 5, 8, 12, or 2, 6, 9, 13; other inputs to $V_{DD}.$

 $^{^{\}rm b}$ Input on terminals 1 and 2, 5 and 6, 8 and 9, or 12 and 13; other inputs to V_{DD} .

[•] These parameters are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

					Limit	ts at Indicat	ed Temper	atures	
Static Electrical			Conditions		-55°C	+25	oc.	+125°C	Units
Parameters		v o	VIN	V _{DD}	Min./Max.	Min.	Max.	Min./Max.	
CD4502B			•	<u> </u>					
Output low drive		0.4	0,5	5	3.84	3.06•	_	2.16	
current I _{OL} min.		0.5 1.5	0,10 0,15	10 15	9.6 25.2	7.8• 20.4•		5.4 14.4	mA
		1.5	0,15	15	25.2	20.4		14,4	
CD4503B Output low drive		0.4	0	5	2.6	2.1•	l	1.3	
current		0.4	0	10	6.5	5.5•	_	3.8	mA
l _{OL} min.		1.5	o	15	19.2	16.1•	_	11.2	
Output high drive		4.6	5	5	-1.2	-1.02•		-0.7	
current		2.5	5	5	-5.8	-4.8●	-	-3.0	mA
l _{OH} min.		9.5	10	10	-3.1	-2.6•	_	-1.8	
		13.5	15	15	-8.2	-6.8•	L	-4.8	
CD4504B			1	ı	Т	I			
Input low TTL-CM	OS 5	1		10	0.8	_	0.8	0.8	
voltage TTL-CM		1	_	15	0.8	_	0.8•	0.8•	
V _{IL} max. CMOS-CM		i	! _	10	1.5•	_	1.5•	1.5•	
CMOS-CM	OS 5	1.5	l –	15	1.5	_	1.5	1.5	
CMOS-CM	OS 10	1.5	_	15	3∙		3∙	3∙	v
Input high TTL-CM		9		10	2	2	_	2	•
voltage TTL-CM		13.5	_	15	2•	2•	_	2•	
V _{IH} min. CMOS-CM CMOS-CM		9 13.5	_	10 15	3.5• 3.5	3.5• 3.5	-	3.5• 3.5	
CMOS-CM		13.5	_	15	7.	7.5 7.€	_	7.	
CD4511B							L		
Output voltage			0, 5	5	4	4.1		4.2	
high-level		_	0, 10	10	9	9.1	_	9.2	V
V _{OH} min.			0, 15	15	14•	14.1•		14.2•	
	I _{OH} (mA)			_					
	0 5	_	_	5 5	4.0	4.10	_	4.20	
	10	_	_	5	3.80	3.90	_	3.90	V
	15	_	_	5		_		3.50	-
	20	_	_	5	3.55	3.40●	_	_	
	25			5	3.40	3.10			
0.4.4.4.4.4	0	_	-	10	9.0	9.10		9.20	
Output drive voltage	5 10	_	_	10 10	8.85	9.0	_	9.0	v
high level	15	_	_	10	0.05		_	3.0	٧
V _{OH} min.	20	_	-	10	8.70	8.60•	_	8.40	
	25			10	8.60	8.30	_		
	0			15	14.0	14.10	_	14.20	
	5		_	15	l	_	_		
	10	_	_	15	13.90	14.0	_	14.0	V
	15 20	_	_	15 15	13.75	13.70•	_	13.50	
	25	_	_	15	13.65	13.50		13.30	

[•] These parameters are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

				Limits at Indicated Temperatures				
Static Electrical		Conditions		-55°C	+2	:5°C	+125°C	Units
Parameters	v _o	V _{IN}	V _{DD}	Min./Max.	Min.	Max.	Min./Max.	
CD40106B								
Positive trigger			5	2.2•	2.2•	_	2.2●	
threshold voltage	_	_	10	4.6●	4.6●	_	4.6●	٧
V _P min.	_		15	6.8•	6.8•	-	6.8●	
	_	_	5	3.6•		3.6•	3.6●	
V _P max.	- 1	_	10	7.1●	_	7.1●	7.1●	V
	_	-	15	10.8●	_	10.8•	10.8●	
Negative trigger		_	5	0.9•	0.9•	_	0.9•	
threshold voltage	_	_	10	2.5●	2.5●	_	2.5●	V
V _N min.		_	15	4•	4•	-	4•	
	_	_	5	2.8•	_	2.8●	2.8•	
V _N max.	_	_	10	5.2●	_	5.2●	5.2•	V
	_	_	15	7.4•	_	7.4•	7.4•	
Hysteresis		_	5	0.3•	0.3•		0.3•	
voltage	-	_	10	1.2•	1.2•	_	1.2•	V
V _H min.	-		15	1.6•	1.6•		1.6•	
	_	_	5	1.6•	_	1.6•	1.6●	
V _H max.	-	_	10	3.4•	_	3.4●	3.4●	V
	_		15	5∙		5∙	5∙	
CD40107B								
	0.4	0,5	5	21	16•	_	12	
Output law	1	0,5	5	44	34•	_	25	
Output low current	0.5	0,10	10	49	37∙	_	28	mA
lor min.	1	0,10	10	89	68∙	-	51	
IOL IIIIII.	0.5	0,15	15	66	50∙	_	38	
Output high current I _{OH} min.			NO IN	ITERNAL PUL	L-UP DEVI	CE		
	4.5		5	1.5•	_	1.5●	1.5•	
Input low voltage	9	_	10	3	_	3	3	V
V _{IL} max. *	13.5	_	15	4•	_	4•	4.	
	0.5, 4.5	_	5	3.5∙	3.5●		3.5●	
Input high voltage	1,9		10	7	7	_	7	V
V _{IH} min. *	1.5, 13.5	_	15	110	11•	_	11•	

^{*} Measured with external pull-up resistor, ${\rm R_L}$ = 10k Ω to ${\rm V_{DD}}$

[•] These parameters are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

[†] At -55°C test is performed with VDD of 18V

					Limit	Limits at Indicated Temperatures				
Static Electrical		Conditions			-55°C	+2	5°C	+125°C	Units	
Parameters		Vo Vcc VDD		Min./Max.	Min.	Max.	Min./Max.			
CD40109B		•								
Input low voltage V _{IL} max.		1,9 1.5, 13.5	5 10	10 15	1.5• 3•	_	1.5• 3•	1.5• 3•	V	
Input high voltage V _{IH} max.		1,9 1.5, 13.5	5 10	10 15	3.5• 7•	3.5• 7•	_	3.5• 7•	٧	
CD40110B				L		<u> </u>				
	Іон	V _{OH}	V _{IN}	V _{DD}						
Output Voltage Low-Level V _{OL} max.	<u> </u>	_ _ _	0,5 0,10 0,15	5 10 15	0.05 0.05 0.05•	_ _ _	0.05 0.05 0.05•	0.05 0.05 0.05•	٧	
High-Level V _{OH} min.	-	_ _ _	0,5 0,10 0,15	5 10 15	- -		_ _ _	_ _ _	V	
	-5 -10 -15 -20 -25	 - - -		5 5 5 5 5 5	3.9 3.65 3.55 3.5 3.45 3.45	3.9 3.7 3.65 3.6 3.45• 3.4		4 3.7 3.65 3.5 3.35 3.3	٧	
7-Segment Outputs Output Drive Voltage, High VoH min.	-5 -10 -15 -20 -25		_ _ _ _ _	10 10 10 10 10 10	8.75 8.45 8.42 8.4 8.4 8.3	8.75 8.55 8.5 8.47 8.45• 8.3		8.85 8.55 8.5 8.47 8.40 8.25	v	
	-5 -10 -15 -20 -25	_ _ _ _	- - - - - -	15 15 15 15 15 15	13.8 13.65 13.6 13.6 13.6 13.3	13.8 13.75 13.72 13.7 13.65• 13.3	 - - - -	13.9 13.75 13.72 13.7 13.6 13.25	ν	
7-Segment Outputs Output Low (Sink) Current I _{OL} min.	_ _ _	0.4 0.5 1.5	0,5 0,10 0,15	5 10 15	1.28 3.2 8.4	1• 2.6• 6.8•	_ _ _	0.72 1.8 4.8	mA	

[•] These parameters are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics.

⁽⁴بر10) 0 ■

Switching Characteristics at 25°C

The chart below lists all Harris high reliability CD4000Bseries devices and shows which switching parameters are 100% tested at final electrical and Group A. In general, Harris tests propagation delay, transition time, and maximum clock frequency at 5V where applicable. Harris warrants all other switching parameters shown in the appropriate commercial data sheet. Harris high reliability switching tests are performed on a one-input to one-output basis only.

TYPE	CONDITIONS* V _{DD} = 5V, C _L = 50pF	PROP DELAY (ns)	TRANS. TIME (ns)	MAX CLOCK INPUT FREQ. (MHz)
CD4000B	-	250	200	-
CD4001B	-	250	200	-
CD4002B	-	250	200	
CD4006B	-	400	200	2.5
CD4007UB	-	110	200	-
CD4008B	Sum In to Sum Out	800	200	-
	Carry In to Sum Out	740	_	-
	Sum In to Carry Out	400	_	_
	Carry In to Carry Out	200	_	-
CD4009UB	-	140*	350*	-
	-	60▲	70▲	-
CD4010B	-	200*	350*	-
	-	130▲	70▲ -	-
CD4011B	_	250	200	_
CD4012B	-	250	200	-
CD4013B	Clock to Q or Q	300	200	3.5
	Set to Q or Reset to Q	300*	-	-
	Set to Q or Reset to Q	400▲	-	-
CD4014B	_	320	200	3
CD4015B	Clock to Q	320	200	3
	Reset to Q	400▲	-	-
CD4016B	Sig. Input to Sig. Output	100	-	-
	Turn On	70	_	-
CD4017B	Clock to Out	650	200	2.5
	Clock to Carry Out	600	-	-
	Reset to Out	530	-	-
CD4018B	Clock to Q	400	200	3
	Preset/Reset to Q	550	_	-
CD4019B	-	300	200	-
CD4020B	φ to Q1	360	200	3.5
	Qn to Qn + 1	330	-	-
	Reset to Q	280▲	-	-
CD4021B	-	320	200	3
CD4022B	Clock to Carry Out	600	200	2.5
	Clock to Decode Out	650	-	_
	Reset to Output	530	-	-
CD4023B	_	250	200	_

TYPE	CONDITIONS* V _{DD} = 5V, C _L = 50pF	PROP DELAY (ns)	TRANS. TIME (ns)	MAX CLOCK INPUT FREQ. (MHz)
CD4024B	φ to Q1	360	200	3.5
	Qn to Qn + 1	330	-	-
	Reset to Q	280▲	-	_
CD4025B	-	250	200	-
CD4026B	Clock to Carry Out	500	200	2.5
	Clock to Decode Out	700	-	-
	Reset to Carry Out	550*	-	-
	Reset to Decode Out	600	-	-
CD4027B	Clock to Q or Q	300	200	3.5
	Set to Q or Reset to Q	300*	-	-
	Set to Q or Reset to Q	400▲	-	_
CD4028B	-	350	200	_
CD4029B	Q Output	500	200	2
	Carry Output	560	-	_
	Preset Enable to Q	470	 -	-
	Preset Enable to Carry Out	640		_
	Carry Input to Carry Out	340	_	-
CD4030B	-	280	200	-
CD4031B	Clock to Q	500	200	2
	Clock to Q	500*	-	-
	Clock to Q	380▲		_
	Clock to Q'	380	-	_
	Clock to CLD	200	_	-
CD4033B	Clock to Carry Out	500	200	2.5
	Clock to Decode Out	700		
	Reset to Carry Out	550*		
	Reset to Decode Out	600	_	
CD4034B	Parallel In to Parallel Out	700	200	2
	AE to "A" Out tpLz, tpzL,	400	-	-
CD4035B	Clock to Q	500	200	2
-D-1000D	Reset to Q	460		\vdash
CD4040B	φ to Q1	360	200	3.5
0040400	Qn to Qn + 1	330	-	
	Reset to Q	280▲	_	
CD4041UB		120	80	
QD40410B		120	ου -	

^{*} tTLH or tPLH

[▲] tTHL or tPHL

Switching Characteristics at 25°C

CD4042B Data In to Q 220 200 - Data In to Q 300 - - Clock to Q 450 - - Clock to Q 500 - - CD4043B, 44B Enable to Q - tpt, tpz, tpzH 230 - - Enable to Q - tpt, tpz, tpzH 230 - - - Enable to Q - tpt, tpz, tpzH 180 - - - - CD4046B AC Coupled Signal Input Voltage Sensitivity (Peak to Peak) ftp, = 100kHz Sine Wave 360mV Max - <th>TYPE</th> <th>CONDITIONS* V_{DD} = 5V, C_L = 50pF</th> <th>PROP. DELAY (ns)</th> <th>TRANS. TIME (ns)</th> <th>MAX. CLOCK INPUT FREQ. (MHz)</th>	TYPE	CONDITIONS* V _{DD} = 5V, C _L = 50pF	PROP. DELAY (ns)	TRANS. TIME (ns)	MAX. CLOCK INPUT FREQ. (MHz)
Clock to Q 450 - - Clock to Q 500 - - CD4043B, 44B Set or Reset to Q 300 200 - Enable to Q - IpHZ, IpZH 230 - - Enable to Q - IpHZ, IpZH 180 - - CD4046B AC Coupled Signal Input Voltage Sensitivity (Peak to Peak) fin = 100kHz Sine Wave 360mV Max CD4047B Ith to Q, Q 1000 200 - Astable to Q, Q 600 - - Astable to Oscillator 400 - - Reset to Q, Q 500 - - Reset to Q, Q 500 - - CD4048B Ka to Output 600 200 - CD4049UB - 120* 160* - CD405B - 140* 160* - CD405BB, 53B Add to Signal Out 720 - - CD405B, 53B, 53B Inhibit to Signal Out - 720 - -	CD4042B	Data In to Q	220	200	
Clock to □ 500 − − − − − − − − −		Data In to Q	300	_	-
CD4043B, Set or Reset to Q 300 200 -		Clock to Q	450	_	-
### Enable to Q - tpHz, tpzH		Clock to Q	500	-	-
Enable to Q - tpL_Z, tpZL	CD4043B,	Set or Reset to Q	300	200	-
CD4046B AC Coupled Signal Input Voltage Sensitivity (Peak to Peak) f _{IN} = 100kHz Sine Wave 360mV Max CD4047B t _R to Q, Q̄	44B	Enable to Q - tpHZ, tpZH	230	-	-
Voltage Sensitivity (Peak to Peak) fin = 100kHz		Enable to Q - tptz, tpzL	180	-	-
Astable to Q, Q	CD4046B	Voltage Sensitivity (Peak to Peak) f _{IN} = 100kHz	3	360mV Ma	зх
Retrigger to Q, Q	CD4047B	t _R to Q, Q	1000	200	-
Astable to Oscillator A00		Astable to Q, Q	700		
Reset to Q, Q		Retrigger to Q, Q	600	-	
CD4048B Ka to Output 600 200 - CD4049UB - 120* 160* - CD4050B - 65▲ 60▲ - CD4051B, 52B, 53B Add to Signal Out - 720 - - Inhibit to Signal Out - 720 - - - Channel On 720 - - - Inhibit to Signal Out - 720 - - - Channel Off 450 - - CD4060B Input Pulse Operation 740 200 3.5 Qn to Qn = 1 200 - - Reset Operation 740 360▲ - - CD4063B Comparator Input to Output 725 200 - CD4066B Signal Input to Signal 740 - - CD4066B Signal Input to Signal 740 - - CD4066B Signal Repair Wave 25V and 75 and 76 and 70 an		Astable to Oscillator	400	-	-
CD4049UB - 120* 160* - CD4050B - 140* 160* - CD4051B, Add to Signal Out 720 - - S2B, 53B Inhibit to Signal Out - Channel On Inhibit to Signal Out - Channel Off 720 - - CD4060B Input Pulse Operation of 1 to Q4 740 200 3.5 Qn to Qn = 1 200 - - Reset Operation 360		Reset to Q, Q	500	-	-
- 65▲ 60▲ - CD4050B - 140* 160* - Intide 60▲ - Intide 60♠ - Intide	CD4048B	Ka to Output	600	200	-
CD4050B - 140* 160* - CD4051B, 52B, 53B Add to Signal Out - 720 - - Inhibit to Signal Out - Channel On Inhibit to Signal Out - Channel Off 450 - - CD4060B Input Pulse Operation on 1 to Q4 740 200 3.5 Qn to Qn = 1 200 - - Reset Operation 360	CD4049UB	-	120*	160*	-
- 110▲ 60▲ - CD4051B, Add to Signal Out 720 - Inhibit to Signal Out 720 - Channel On 720 - Inhibit to Signal Out - Channel Off 720 - Channel Off 720 - Inhibit to Signal Out - Channel Off 740 200 3.5 Input Pulse Operation 740 200 3.5 Onto On = 1 200 - Reset Operation 360▲ - CD4063B Comparator Input to Output 1250 200 - Cascade Input to Output 1000 - Cascade Input to Signal Output R _L = 200k, V _C = V _{DD} , V _{SS} = GND, V _{IS} = Square Wave 25V and t _r , t _f = 20ns Input Pulse Operation 70 - CD4066B Signal Input to Signal 70 - Output R _L = 20ns, R _L = 1k & V _{IS} < 5V CD4067B Add or inhibit to Signal Out Channel On Signal In to Out 60 - CD4068B - 300 200 -		-	65▲	60▲	-
CD4051B, 52B, 53B Add to Signal Out	CD4050B	_	140*	160*	-
S2B, 53B		-	110▲	60▲	
Channel On Inhibit to Signal Out - Channel Off CD4060B Input Pulse Operation	CD4051B,	Add to Signal Out	720		-
Channel Off CD4060B	52B, 53B		720	-	-
\$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			450	-	-
Reset Operation 360	CD4060B		740	200	3.5
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Qn to Qn = 1	200	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Reset Operation	360▲	-	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CD4063B	Comparator Input to Output	1250	200	-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Cascade Input to Output	1000	-	-
tro-tro-tro-tro-tro-tro-tro-tro-tro-tro-	CD4066B	Output R _L = 200k, V _C = V _{DD} , V _{SS} = GND, V _{IS} = Square Wave \simeq 5V	40	-	-
Out Channel On 60 - - Signal In to Out 60 - - CD4068B - 300 200 -		t _{rC} , t _{fC} = 20ns, R _L = 1k &	70	-	_
CD4068B - 300 200 -	CD4067B		650	-	-
		Signal In to Out	60	-	_
CD4070B - 280 200 -	CD4068B	-	300	200	
, , , , , , , , , , , , , , , , , , , ,	CD4070B	-	280	200	

TYPE	CONDITIONS* V _{DD} = 5V, C _L = 50pF	PROP. DELAY (ns)	TRANS. TIME (ns)	MAX. CLOCK INPUT FREQ. (MHz)
CD4071B, 72B, 73B, 75B	-	250	200	-
CD4076B	Clock to Q	600	200	
CD4077B	-	280	200	-
CD4078B	-	300	200	3
CD4081B, 82B	-	250	200	-
CD4085B, 86B	Data	450▲ 620*	200 -	-
	Inhibit	300▲		
		500*	-	-
CD4089B	Clock to Out	300	200	1.2
	Clear to Out	760		-
	Cascade to Out	180	-	-
CD4093B	-	380	200	-
CD4094B	Clock to Serial Out Qs	600	200	1.25
	Clock to Serial Out Q's	460	_	-
	Clock to Parallel Out	840	_	-
	Strobe to Parallel Out	580	-	-
	Out Enable to Parallel Out,	280	-	-
	Out Enable to Parallel Out, tpLz, tpzL	200	-	-
CD4095B,	Clock to Output	500	200	3.5
96B	Set or Reset	300	-	-
CD4097B	Address or Inhibit to Sig. Out - Channel On	650	-	-
	Signal In to Out	60	-	-
CD4098B	Trigger to Q, Q	500	200	-
CD4099B	Data to Output	400	200	-
CD4502B	Data or Inhibit Delay Time	380*	200*	
	ļ	270▲	120▲	_
	Disable Delay Time - tpHZ	120	-	-
	Disable Delay Time - tpZH	220	-	-
	Disable Delay Time -	250	-	-
CD4503B	-	150*	90*	-
	-	110▲	70▲	-
	t _{PHZ} , t _{PZH}	140	T -	T -
	tpLZ, tpZL	180	-	1 -

^{*} tTLH or tPLH

[▲] tTHL or tPHL

Switching Characteristics at 25°C

TYPE	CONDITIC V _{DD} = 5V, C _L		ρ F	PROP. DELAY (ns)	TRANS. TIME (ns)	MAX. CLOCK INPUT FREQ. (MHz)
CD4504B	SHIFT MODE	vcc	v_{DD}			
	TTL to CMOS VDD > VCC	5	10	280▲	-	-
	CMOS to CMOS VDD > VCC	5	10	240▲	-	-
	CMOS to CMOS VCC > VDD	10	5	550▲	-	-
	TTL to CMOS V _{DD} > V _{CC}	5	10	280*	-	-
	CMOS to CMOS VDD > VCC	5	10	240*	-	-
	CMOS to CMOS VCC > VDD	10	5	400*	-	_
	All Modes t _{THL} , t _{TLH}	- -	5 10	200 100	-	-
CD4508B	Strobe In to Data	Out		260	200	
CD4510B	Clock to Q Outpu	ıt		400	200	2
	Preset or Reset to	Q		420	-	-
	Clock to Carry O	ut		480	<u> </u>	
	Carry In to Carry	Out		250	-	-
	Preset or Reset to	Carr	y Out	640		
CD4511B	Data to Output			1040▲	310▲	-
	-			1320*	80*	-
CD4512B	Inhibit to Output			280	200	-
	"A" Select to Out	put		400	-	-
	Data to Output			360	-	- '
	tpHz, tpzH			120		-
CD4514B,	Strobe or Data			970	200	-
15B	Inhibit			500	-	-
CD4516B	Clock to Q Outpu	ıt		400	200	2
	Preset or Reset to	Q		420		-
	Clock to Carry O	ut		480		
	Carry In to Carry			250	-	-
	Preset or Reset to	Cam	y Out	640	-	-
CD4517B	Clock to Q16			400	200	3
CD4518B,	Clock to Output			560	200	1.5
20B	Reset to Output			650▲		
CD4527B	Clock to Out			300	200	1.2
	Clear to Out	Clear to Out				-
	Cascade to Out	Cascade to Out				-
CD4532B	E _I to E _O , E _I to Gs			220	200	-
	Dn to Qm			440	-	-
	Dn to Gs, E ₁ to C	m		340		-

TYPE	CONDITIONS* V _{DD} = 5V, C _L = 50pF	PROP. DELAY (ns)	TRANS. TIME (ns)	MAX. CLOCK INPUT FREQ. (MHz)
CD4536B	Clock to Q1 8 Bypass High	2000	200	0.5
	Clock to Q1 8 Bypass Low	5000	_	_
	Clock to Q16	8000	-	-
	Reset to Qn	6000▲	-	-
CD4555B,	Select to Any Output	440	200	-
56B	Enable to Any Output	400	-	-
CD4585B	Comparator Inputs to Outputs	600	200	-
	Cascade Inputs to Outputs	400		-
CD4724B	Data to Outputs	400	200	_
	Write Disable to Output	400	_	-
	Reset to Output	350▲	-	-
	Address to Output	450	-	-
CD1438B	Trigger to Q, Q	600	200	-
	Reset to Q or Q	500		-
CD40100B	-	720	200	1
CD40101B	Data In to Output	700	200	-
	Inhibit in to Output	280	-	-
CD40102B,	Clock to Output	600	200	0.7
103B	Carry In/Counter Enable to Output	400	-	-
	Asynchronous Preset Enable to Output	1300*	-	-
	Clear to Output	750▲	-	_
CD40104B	Clock to Q	440	200	3
	tpzH, tpLZ, tpZL	160	-	-
	tpHZ	90	-	-
CD40105B	Shift Out or Reset to Data Out Ready	370▲	200	1.5
	Shift In to Data In Ready	320▲	-	-
	3-State Control to Data Out tpZH	280	-	-
	Ripple Thru Delay Input to Out tpLH	4000*	-	_
CD40106B	-	280	200	_
CD40107B	$R_L = 120\Omega$	200	100	-
CD40108B	Clock or Write Enable to Q	720	200	1.5
	Read or Write Address to Q	600	-	-
	Disable Delay Time tpzH, tpHZ	200	=	-
	Disable Delay Time tPZL, tPLZ	260	-	-


^{*} t_{TLH} or t_{PLH}


[▲] tTHL or tPHL


Switching Characteristics at 25°C


ТҮРЕ		CONDIT 0 = 5V,	TRANS. TIME (ns)	MAX. CLOCK INPUT FREQ. (MHz)			
CD40109B	Data In	put to C	Output				
	SHI MO		Vcc	V _{DD}			
	L-	Н	5V	10V	600▲	100	-
	Ļ	Н	5V	10V	260*		-
	H-	L.	10V	5V	500▲	200	-
	H-	<u> </u>	10V	5V	460*		-
	3-Stat	e Disab	le Delay	RL=	lkΩ		
		SHIFT MODE		VDD			:
	tPHZ	L-H	5V	100	120	-	
	tPHZ	H-L	10V	5V	400	-	-
	^t PLZ	L-H	5V	10V	740	-	-
	tPLZ	H-L	10V	5V	500	-	-
	^t PZH	L-H	5V	10V	-		-
	^t PZH	H-L	10V	5V	600		-
	^t PZL	L-H	5V	100	200	-	-
	t _{PZL}	H-L	100	5V	400	-	-
CD40110B	Clock	to Carry	or Bon	row	600	-	1.0
CD40147B	in-Pha	se Out	out		900	200	-
CD40160B,	Clock	to Q			400	200	2
161B, 162B,	Clock	to C _{OU}	Т		450		-
163B	TE to (ООТ			250		-
	I	Clear to Q (CD40160B & CD 40161B only)				-	-
CD40174B	Clock to Output				300	200	3.5
	Clear	Clear to Output					
CD40175B	Clock	to Q Oı	ıtput		400	200	2.0
İ	Clear	to Q Ou	tput		500▲	-	-]


TYPE	CONDITIONS* V _{DD} = 5V, C _L = 50pF	PROP. DELAY (ns)	TRANS. TIME (ns)	MAX. CLOCK INPUT FREQ. (MHz)
CD40181B	A or B to F (Logic Mode) A or B to G or P	800	200	-
	A or B to F, $Cn + 4$, or $A = B$	1000	_	-
ļ	Cn to F	640	-	_
	Cn to Cn + 4	400	-	-
CD40182B	P, G _{IN} to P, G _{OUT} and Carry Outs	400	200	-
	Cn to Carry Outs	480	_	-
CD40192B, 193B	Clock Up or Clock Down to Q, Reset Q	500	200	2
	PE to Q	400	-	-
	Clock Up to Carry, Clock Down to Borrow	320	-	-
	Reset or PE to Borrow or Carry	600	-	-
CD40194B	Clock to Q	440	200	3
	Reset to Q	460▲	-	-
CD40208B	Clock or Write Enable to Q	720	200	1.5
	Read or Write Address to Q	600		
	3-State Disable Delay Time tpzH, tpHZ	200	-	-
	tPZL, tPLZ	260	<u> </u>	-
CD40257B	Data Input to Output	300	200	<u> </u>
	Select to Output	380	<u> </u>	<u> </u>
	Output Disable to Output	-	-	
	tpzh, tpHZ	190		-
	tPZL, tPLZ	190	-	-
































File No. = commercial data sheet







File No. = commercial data sheet

Static Burn-In Test Circuit Connections

For Type A devices, use V_{DD} = 12.5V. For Type B and UB devices, use V_{DD} = 18V.

NOTE: Each pin except V_{DD} and V_{SS} must have resistors of 2-47 kilohms. In most cases, V_{SS} is at pin 7 (of 14-pin IC), pin 8 (of 16-pin) or pin 12 (of 24-pin), while V_{DD} is at the highest-numbered pin; exceptions are noted by an asterisk (*).

STATIC BURN-IN I STATIC BURN-II					STATIC BURN-IN	111
TYPE	OPEN	GROUND	Vpo	OPEN	GROUND	V _{DD}
CD4000	1,2,6,9,10	3-5,7,8,11-13	14	1,2,6,9,10	7	3-5,8,11-14
CD4001	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9, 12-14
CD4002	1,6,8,13	2-5,7,9-12	14	1,6,8,13	7	2-5,9-12,14
CD4006	2,8-13	1,3-7	14	2,8-13	7	1,3-6,14
CD4007	1,5,8,12,13	3,4,6,7,9,10	2,11,14	1,5,8,12,13	4,7,9	2,3,6,10,11,14
CD4008	10-14	1-9,15	16	10-14	8	1-7,9,15,16
CD4009*	2,4,6,10,12, 13,15	3,5,7-9,11,14	1•,16•	2,4,6,10,12,13,15	8	1•,3,5,7,9,11, 14,16•
CD4010*	2,4,6,10,12, 13,15	3,5,7-9,11,14	1•,16•	2,4,6,10,12,13,15	8	1•,3,5,7,9,11, 14,16•
CD4011	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9,12-14
CD4012	1,6,8,13	2-5,7,9-12	14	1,6,8,13	7	2-5,9-12,14
CD4013	1,2,12,13	3-11	14	1,2,12,13	7	3-6,8-11,14
CD4014	2,3,12	1,4-11,13-15	16	2,3,12	8	1,4-7,9-11,13-16
CD4015	2-5,10-13	1,6-9,14,15	16	2-5,10-13	8	1,6,7,9,14-16
CD4016	2,3,9,10	1,4-8,11-13	14	2,3,9,10	7	1,4-6,8,11-14
CD4017	1-7,9-12	8,13,15	14,16	1-7,9-12	8,14	13,15,16
CD4018	4-6,11,13	1-3,7-9, ¹⁹ ,12, 14,15	16	4-6,11,13	8	1-3,7,9,10,12 14-16
CD4019	10-13	1-9,14,15	16	10-13	8	1-7,9,14-16
CD4020	1-7,9,12-15	8,10,11	16	1-7,9,12-15	8	10,11,16
CD4021	2,3,12	1,4-11,13-15	16	2,3,12	8	1,4-7,9-11,13-10
CD4022	1-7;9-12	8,13,15	14,16	1-7,9-12	8,14	13,15, 16
CD4023	6,9,10	1-5,7,8,11-13	14	6,9,10	7	1-5,8,11-14
CD4024	3-6,8-13	1,2,7	14	3-6,8-13	7	1,2,14
CD4025	6,9,10	1-5,7,8,11-13	14	6,9,10	7	1-5,8,11-14
CD4026	4-7,9-14	1-3,8,15	16	4-7,9-14	8	1-3,15,16
CD4027	1,2,14,15	3-13	16	1,2,14,15	8	3-7,9-13,16
CD4028	1-7,9,14,15	8,10-13	16	1-7,9,14,15	8	10-13,16
CD4029	2,6,7,11,14	1,3-5,8-10,12, 13,15	16	2,6,7,11,14	8	1,3-5,9,10,12,13 15,16
CD4030	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9,12-1
CD4031	3-7,9,11-14	1,2,8,10,15	16	3-7,9,11-14	8	1,2,10,15,16
CD4033	4-7,9-13	1-3,8,14,15	16	4-7,9-13	8	1-3,14-16
CD4034	1-8	12,15-23	9-11,13,14,24	1-8	12	9-11,13-24
CD4035	1,13-15	2-12	16	1,13-15	8	2-7,9-12,16
CD4040	1-7,9,12-15	8,10,11	16	1-7,9,12-15	8	10,11,16
CD4041	1,2,4,5,8,9,11,12	3,6,7,10,13	14	1,2,4,5,8,9,11,12	7	3,6,10,13,14
CD4042	1-3,9-12,15	4-8,13,14	16	1-3,9-12,15	8	4-7,13,14,16
CD4043	1,2,9,10,13	3-8,11,12,14,15	16	1,2,9,10,13	8	3-7,11,12,14-16
CD4044	1,2,9,10,13	3-8,11,12,14,15	16	1,2,9,10,13	8	3-7,11,12,14-10
CD4046	1,2,4,6,7,10,11,	3,5,8,9,14	12,16	1,2,4,6,7,10,11, 13,15	8	3,5,9,12,14,16
CD4047	1,2,10,11,13	3-9,12	14	1,2,10,11,13	7	3-6,8,9,12,14

^{*}Non-standard pin arrangement, or multiple supply pins; connect pins marked (•) without using resistor.

Static Burn-In Test Circuit Connections

		STATIC BURN-IN I			STATIC BURN-II	ATIC BURN-IN II		
TYPE	OPEN	GROUND	V _{DD}	OPEN	GROUND	V _{DD}		
CD4048	1	2-15	16	1	8	2-7,9-16		
CD4049*	2,4,6,10,12, 13,15	3,5,7-9,11,14	1•,16•	2,4,6,10,12, 13,15	8	1•,3,5,7,9,11, 14,16•		
CD4050*	2,4,6,10,12, 13,15	3,5,7-9,11,14	1•,16•	2,4,6,10,12, 13,15	8	1•,3,5,7,9,11, 14,16•		
CD4051*	3	1,2,4-6,7•,8•, 9-15	16	3	7∙,8∙	1,2,4-6,9-16		
CD4052*	3,13	1,2,4-6,7•,8•, 9-12,14,15	16	3,13	7•,8•	1,2,4-6,9-12, 14-16		
CD4053*	4,14,15	1-3,5,6,7•,8•, 9-13	16	4,14,15	7•,8•	1-3,5,6,9-13,16		
CD4060	1-7,9,10,13-15	8,11,12	16	1-7,9,10,13-15	8	11,12,16		
CD4063	5-7	1,2,4,8-15	3,16	5-7	3,8	1,2,4,9-16		
CD4066	2,3,9,10	1,4-8,11-13	14	2,3,9,10	7	1,4-6,8,11-14		
CD4067	1	2-23	24	1	12	2-11,13-23		
CD4068	1,6,8,13	2-5,7,9-12	14	1,6,8,13	7	2-5,9-12,14		
CD4069	2,4,6,8,10,12	1,3,5,7,9,11,13	14	2,4,6,8,10,12	7	1,3,5,9,11,13,14		
CD4070	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9,12-14		
CD4071	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9,12-14		
CD4072	1,6,8,13	2-5,7,9-12	14	1,6,8,13	7	2-5,9-12,14		
CD4073	6,9,10	1-5,7,8,11-13	14	6,9,10	7	1-5,8,11-14		
CD4075	6,9,10	1-5,7,8,11-13	14	6,9,10	7	1-5,8,11-14		
CD4076	3-6	1,2,7-15	16	3-6	8	1,2,7,9-16		
CD4077	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9,12-14		
CD4078	1,6,8,13	2-5,7,9-12	14	1,6,8,13	7	2-5,9-12,14		
CD4081	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9,12-14		
CD4082	1,6,8,13	2-5,7,9-12	14	1,6,8,13	7	2-5,9-12,14		
CD4085	3,4	1,2,5-13	14	3,4	7	1,2,5,6,8-14		
CD4086	3,4	1,2,5-13	14	3,4	7	1,2,5,6,8-14		
CD4089	1,5-7	2-4,8-15	16	1,5-7	8	2-4,9-16		
CD4093	3,4,10,11	1,2,5-9,12,13	14	3,4,10,11	7	1,2,5,6,8,9,12-14		
CD4094	4-7,9-14	1-3,8,15	16	4-7,9-14	8	1-3,15,16		
CD4095	1,6,8	2-5,7,9-13	14	1,6,8	7	2-5,9-14		
CD4096	1,6,8	2-5,7,9-13	14	1,6,8	7	2-5,9-14		
CD4097	1,17	2-16,18-23	24	1,17	12	2-11,13-24		
CD4098	2,6,7,9,10,14	1,3-5,8,11-13,15	16	2,6,7,9,10,14	1,8,15	3-5,11-13,16		
CD4099	1,9-15	2-8	16	1,9-15	8	2-7,16		
CD4502	2,5,7,9,11,14	1,3,4,6,8,10,12, 13,15	16	2,5,7,9,11,14	8	1,3,4,6,10,12,13 15,16		
CD4503	3,5,7,9,11,13	1,2,4,6,8,10,12, 14,15	16	3,5,7,9,11,13	8	1,2,4,6,10,12, 14-16		
CD4504	2,4,6,10,12,15	3,5,7-9,11,14	16 (1•,13)1	2,4,6,10,12,15	8	16 (1•,3,5,7,9, 11,13,14)¹		
CD4508	5,7,9,11,17,19, 21,23	1-4,6,8,10, 12-16,18,20,22	24	5,7,9,11,17,19, 21,23	12	1-4,6,8,10,13-16, 18,20,22,24		
CD4510	2,6,7,11,14	1,3-5,8-10,12, 13,15	16	2,6,7,11,14	8	1,3-5,9,10,12, 13,15,16		
CD4511	9-15	1-8	16	9-15	8	1-7,16		
CD4512	14	1-13,15	16	14	8	1-7,9-13,15,16		

^{*}Non-standard pin arrangement, or multiple supply pins; connect pins marked (•) without using resistor.

¹Pin voltage is V_{DD}/2 for pins inside parentheses.

Static Burn-In Test Circuit Connections

	STATIC BURN-IN I			STATIC BURN-IN II			
TYPE	OPEN	GROUND	V _{DD}	OPEN	GROUND	V _{DD}	
CD4514	4-11,13-20	1-3,12,21-23	24	4-11,13-20	12	1-3,21-24	
CD4515	4-11,13-20	1-3,12,21-23	24	4-11,13-20	12	1-3,21-24	
CD4516	2,6,7,11,14	1,3-5,8-10,12, 13,15	16	2,6,7,11,14	8	1,3-5,9,10,12, 13,15,16	
CD4517	1,2,5,6,10,11, 14,15	3,4,7-9,12,13	16	1,2,5,6,10,11, 14,15	8	3,4,7,9,12, 13,16	
CD4518	3-6,11-14	1,2,7-10,15	16	3-6,11-14	8	1,2,7,9,10, 15,16	
CD4520	3-6,11-14	1,2,7-10,15	16	3-6,11-14	8	1,2,7,9,10, 15,16	
CD4527	1,5-7	2-4,8-15	16	1,5-7	8	2-4,9-16	
CD4532	6,7,9,14,15	1-5,8,10-13	16	6,7,9,14,15	8	1-5,10-13,16	
CD4536	4,5,13	1-3,6-12,14,15	16	4,5,13	8	1-3,6,7,9-12, 14-16	
CD4555	4-7,9-12	1-3,8,13-15	16	4-7,9-12	8	1-3,13-16	
CD4556	4-7,9-12	1-3,8,13-15	16	4-7,9-12	8	1-3,13-16	
CD4585	3,12,13	1,2,4-11,14,15	16	3,12,13	8	1,2,4-7,9-11, 14-16	
CD4724	4-7,9-12	1-3,8,13-15	16	4-7,9-12	8	1,3,13-16	
CD14538	2,6,7,9,10,14	1,3-5,8,11-13,15	16	2,6,7,9,10,14	1,8,15	3-5,11-13,16	
CD40100	1,4,5,7,10,12,14	2,3,6,8,9,11,13	16	1,4,5,7,10,12, 14,15	8	2,3,6,9,11, 13,16	
CD40101	6,9	1-5,7,8,10-13	14	6,9	7	1-5,8,10-14	
CD40102	14	1-13,15	16	14	8	1-7,9-13,15,16	
CD40103	14	1-13,15	16	14	8	1-7,9-13,15,16	
CD40104	12-15	1-11	16	12-15	8	1-7,9-11,16	
CD40105	2.10-14	1,3-9,15	16	2,10-14	8	1,3-7,9,15,16	
CD40106	2,4,6,8,10,12	1,3,5,7,9,11,13	14	2,4,6,8,10,12	7	1,3,5,9,11, 13,14	
CD40107	1,2,5,6,8,9, 12,13	3,4,7,10,11	14	1,2,5,6,8,9,12,13	7	3,4,10,11,14	
CD40108	1,2,4-7,22,23	3,8-21	24	1,2,4-7,22,23	12	3,8-11,13-21, 24	
CD40109*	4,5,11-13	2,3,6-10,14,15	1•,16	4,5,11-13	8	(1•,2,3,6,7,9,10 14,15) ¹ 16	
CD40110	1-3,10-15	4-9	16	1-3,10-15	8	4-7,9,16	
CD40147	6,7,9,14	1-5,8,10-13,15	16	6,7,9,14	8	1-5,10-13,15,1	
CD40160	11-15	1-10	16	11-15	8	1-7,9,10,16	
CD40161	11-15	1-10	16	11-15	8	1-7,9,10,16	
CD40162	11-15	1-10	16	11-15	8	1-7,9,10,16	
CD40163	11-15	1-10	16	11-15	8	1-7,9,10,16	
CD40174	2,5,7,10,12,15	1,3,4,6,8,9,11, 13,14	16	2,5,7,10,12,15	8	1,3,4,6,9,11,13 14,16	

^{*}Non-standard pin arrangement, or multiple supply pins; connect pins marked (•) without using resistor.

Static Burn-In Test Circuit Connections

	STATIC BURN-IN I		STATIC BURN-IN	4 11		
TYPE	OPEN	GROUND	V _{DD}	OPEN	GROUND	V _{DD}
CD40175	2,3,6,7,10,11, 14,15	1,4,5,8,9,12,13	16	2,3,6,7,10,11, 14,15	8	1,4,5,9,12,13,16
CD40181	9-11,13-17	1-8,12,18-23	24	9-11,13-17	12	1-8,18-24
CD40182	7,9-12	1-6,8,13-15	16	7,9-12	8	1-6,13-16
CD40192	2,3,6,7,12,13	1,4,5,8-11,14,15	16	2,3,6,7,12,13	8	1,4,5,9-11, 14-16
CD40193	2,3,6,7,12,13	1,4,5,8-11,14,15	16	2,3,6,7,12,13	8	1,4,5,9-11, 14-16
CD40194	12-15	1-11	16	12-15	8	1-7,9-11,16
CD40208	1,2,4-7,22,23	3,8-21	24	1,2,4-7,22,23	12	3,8-11,13-21, 24
CD40257	4,7,9,12	1-3,5,6,8,10,11, 13-15	16	4,7,9,12	8,15	1-3,5,6,10,11, 13,14,16

Dynamic Burn-In Test Circuit Connections

TYPE	OPEN	GROUND	1/2 V _{DD}	Vpo	OSCILLATOR				
				- 50	50 kHz	25 kHz			
CD4000	1,2	7	6,9.10	14	3-5,8,11-13	_			
CD4001		7	3,4,10,11	14	1,2,5,6,8,9,12,13	_			
CD4002	6,8	7	1,13	14	2-5,9-12	_			
CD4006	2	7	8-13	14	3	1,4-6			
CD4007	_	4,7,9	1,5,8,12,13	2,11,14	3,6,10				
CD4008	_	8	10-14	16	2,4,6,15	1,3,5,7,9			
CD4009*	13	8	2,4,6,10,12,15	1•,16•	3,5,7,9,11,14	_			
CD4010*	13	8	2,4,6,10,12,15	1•,16•	3,5,7,9,11,14	_			
CD4011		7	3,4,10,11	14	1,2,5,6,8,9,12,13	_			
CD4012	6,8	7	1,13	14	2-5,9-12	_			
CD4013	_	4,6-8,10	1,2,12,13	14	3,11	5,9			
CD4014	_	1,4-9,13-15	2,3,12	16	10	11			
CD4015	_	6,8,14	2-5,10-13	16	1,9	7,15			
CD4016	_	7	2,3,9,10	14	5,6,12,13	1,4,8,11			
CD4017	_	8,13,15	1-7,9-12	16	14				
CD4018		2,8,9,15	4-6,11,13	1,3,12,16	7,14	10			
CD4019	_	8	10-13	16	_	1-7,9,14,15			
CD4020	_	8,11	1-7,9,12-15	16	10	_			
CD4021	_	1,4-9,13-15	2,3,12	16	10	11			
CD4022	_	8,13,15	1-7,9-12	16	14	_			
CD4023	_	7	6,9,10	14	1-5,8,11-13				
CD4024	8,10,13	2,7	3-6,9,11,12	14	1	_			
CD4025	_	7	6,9,10	14	1-5,8,11-13				
CD4026	_	2,8,15	4-7,9-14	3,16	1	_			
CD4027	_	4,7-9,12	1,2,14,15	5,6,10,11,16	3,13	_			
CD4028	_	8	1-7,9,14,15	16	10,12,13	11			
CD4029	_	1,3-5,8,12,13	2,6,7,11,14	9,10,16	15				
CD4030	_	7	3,4,10,11	14	2,6,9,13	1,5,8,12			
CD4031	3-5,11-14	8,15	6,7,9	1,16	2	10			

^{*}Non-standard pin arrangment, or multiple supply pins; connect pins marked (*) without using a resistor.

Dynamic Burn-In Test Circuit Connections

TYPE	OPEN	GROUND	1/2 V _{DD}	V _{DD}	OSCILLATOR					
ITPE	OPEN	GROUND	1/2 400	*10	50 kHz	25 kHz				
CD4033	_	2,3,8,14,15	4-7,9-13	16	1					
CD4034		1-8,11-14	16-23	9,24	15	10				
CD4035	1,3,4	2,5,7-12	13-15	16	6					
CD4040	_	8,11	1-7,9,12-15	16	10	_				
CD4041	_	7	1,2,4,5,8,9,11,12	14	3,6,10,13					
CD4042		8	1-3,9-12,15	6,16	5	4,7,13,14				
CD4043	13	8	1,2,9,12	5,16	4,6,12,14	3,7,11,15				
CD4044	2	8	1,9,10,13	5,16	4,6,12,14	3,7,11,15				
CD4046	1,4,6,7,10,11, 13,15	8,9	2	3,5,12,16	14					
CD4047	_	7,9,12	1,2,10,11,13	4,5,14	6,8	3				
CD4048	_	8,15	1	2,16	9-14	3-7				
CD4049*	13	8	2,4,6,10,12,15	1•,16	3,5,7,9,11,14					
CD4050*	13	8	2,4,6,10,12,15	1•,16	3,5,7,9,11,14					
CD4051*	_	4-6,7•,8•,9, 12,14	3	1,2,13,15,16	11	10				
CD4052*		4-6,7•,8•,12,15	3,13	1,2,11,14,16	10	9				
CD4053*	_	1,5,6,7•,8•,12	4,14,15	2,3,13,16	9-11	_				
CD4054	_	7•,8	3-6	1,10,12,14	2	9,11,13,15				
CD4055		7•,8	1,9-15	16	6	2-5				
CD4056		7•.8	9-15	1,16	6	2-5				
CD4060		8,12	1-7,9,10,13-15	16	11	_				
CD4063	 	1,2,4,8,10,11,13	5-7	3,16	12,15	9,14				
CD4066		7	2,3,9,10	14	5,6,12,13	1,4,8,11				
CD4067		12,15	1	24	2-9,16-23	(10,11,13,14)1				
CD4068	6,8	7	1,13	14	2-5,9-12	_				
CD4069		7	2,4,6,8,10,12	14	1,3,5,9,11,13					
CD4070		7	3,4,10,11	14	1,5,8,12	2,6,9,13				
CD4071		7	3,4,10,11	14	1,2,5,6,8,9,12,13	_				
CD4072	6,8	7	1.13	14	2-5,9-12	_				
CD4073	_	7	6,9,10	14	_	1-5,8,11-13				
CD4075		7	6,9,10	14	_	1-5,8,11-13				
CD4076		1,2,8-10,15	3-6	16	7	11-14				
CD4077		7	3,4,10,11	14	1,5,8,12	2,6,9,13				
CD4078	6,8	7	1,13	14	2-5,9-12	_				
CD4081		7	3,4,10,11	14	1,2,5,6,8,9,12,13					
CD4082	6.8	7	1,13	14	2-5,9-12	_				
CD4085	- 0,0	7	3,4	14	1,2,5,6,8,9,12,13	10,11				
CD4086	4	7	3	14	1,2,5,6,8,9,11-13	10				
CD4089	 	2.4.8.10.12-15	1,5-7	3,16	9	11				
CD4093		7	3,4,10,11	14	1,2,5,6,8,9,12,13	-				
CD4094		8	4-7,9-14	1,15,16	3	2				
CD4095	1	2.7.13	6,8	3-5,9-11,14		12				
CD4096	1	2,5,7,9,13	6.8	3,4,10,11,14	12	_				
CD4097	 - ' 	12,13	1,17	24	2-9,15,16,18-23	(10,11,14)2				
CD4097 CD4098		1,4,8,12,15	6,7,9,10	2,14,16	5,11	3,13				

^{*}Non-standard pin arrangement, or multiple supply pins; connect pins marked (•) without using a resistor.

¹Pin 10 is @ 14 kHz; pin 11 is @ 7 kHz; pin 13 is @ 1.7 kHz; pin 14 is @ 3.5 kHz.

²Pin 10 is @ 14 kHz; pin 11 is @ 7 kHz; pin 14 is @ 3.5 kHz.

Dynamic Burn-In Test Circuit Connections

TYPE	OPEN	GROUND	1/2 V _{DD}	V _{DD}	OSCILLATOR					
					50 kHz	25 kHz				
CD4099	_	5-8	1,9-15	16	2,4	3				
CD4502	_	8	2,5,7,9,11,14	16	4	1,3,6,10,12,13,15				
CD4503		1,8,15	3,5,7,9,11,13	16	2,4,6,10,12,14	_				
CD4504		8	1•,2,4,6,10,12,15	16	(3,5,7,9,11,14)3	13 ³				
CD4508	_	1,3,12,13,15	5,7,9,11,17,19, 21,23	2,14,24	4,6,8,10,16,18, 20,22	_				
CD4510	ļ	1,3,4,8,9,12,13	2,6,7,11,14	10,16	15	5				
CD4511	9-15	5,8		3,4,16	1,2,7	6				
CD4512	_	8,10,15	14	16	1-7,9,11,12	13				
CD4514		2,3,12	4-11,13-20	21,22,24	1	23				
CD4515	_	2,3,12	4-11,13-20	21,22,24	1	23				
CD4516	-	1,3,4,8,9,12,13	2,6,7,11,14	10,16	15	5				
CD4517		3,8,13	1,2,5,6,10,11 14,15	16	4,12	7,9				
CD4518		7,8,15	3-6,11-14	2,10,16	1,9	_				
CD4520	_	7,8,15	3-6,11-14	2,10,16	1,9	-				
CD4527	_	2,4,8,10,12-15	1,5-7	3,16	9	11				
CD4532	_	8	6,7,9,14,15	5,16	1-4,10-13	_				
CD4536	_	1,2,6-8,14,15	4,5,13	9-12,16	3	_				
CD4541	4,11	5-7	1,2,8	9,10,12-14	3	_				
CD4543	_	6-8	9-15	1,4,16	2,3,5					
CD4555	_	1,8,15	4-7,9-12	16	2,14	3,13				
CD4556	_	1,8,15	4-7,9-12	16	2,14	3,13				
CD4585	_	5-9,11,14,15	3,12,13	1,4,16	2	10				
CD4724		1-3,8	4-7,9-12	16	14,15	13				
CD14538	_	1,4,8,12,15	6,7,9,10	2,14,16	5.11	3.13				
CD22100		8	10,11,14,15	7,16	1,3,9,12,13	(2,4-6)4				
CD22101		12	4,5,8,9,16, 17,20,21	24	3,6,7,10,15 18,19,22	(1,2,11,14,23)5				
CD40100	1,5,7,10,14,15	2,8,13	4,12	9,16	3	6,11				
CD40101	_	4,7	6,9	12,14	2,3,5,8,10	1,11,13				
CD40102	_·	3,8,15	14	2,16	1,4,6,11,13	5,7,9,10,12				
CD40103	_	3,8,15	14	2,16	1,4,6,11,13	5,7,9,10,12				
CD40104	_	7,8,10	12-15	1,3-6,9,16	11	2				
CD40105	_	1,8,9	2,10-14	16	3,15	4-7				
CD40106	_	7	2,4,6,8,10,12	14	1,3,5,9,11,13	_				
CD40107	1,2,6,8,12,13	7	5,9	14		3,4,10,11				
CD40108	_	12	1,2,4-7,22,23	3,15,16,21,24	8,11,14,19,20	9,10,13,17,18				
CD40109*	12	8	1•,4,5,11,13	16	(3,6,10,14)5	(2,7,9,15)3				
CD40110	-	4-8	1-3,10-15	16	9	T -				
CD40116*	_	-	_		_	1 =				
CD40117		7	3-6,8-11	14	12,13	1,2				
CD40147		8	6,7,9,14	16	1,3,11,13	2,4,5,10,12,15				
CD40160		8	11-15	1,7,9,10,16	2-6	T =				
CD40161	_	8	11-15	1,7,9,10,16	2-6	l				
CD40162	_	8	11-15	1,7,9,10,16	2-6	 				
CD40163	_	8	11-15	1,7,9,10,16	2-6	_				
CD40174		8	2,5,7,10,12,15	1,16	9	3,4,6,11,13,14				

Pin Voltage is V_{Dr}/2.

4Pin 5 is @ 14 kHz; Pin 6 is @ 7 kHz; Pin 2 is @ 3.5 kHz.

4Pin 2 is @ 14 kHz; Pin 1 is @ 7 kHz; Pins 14, 23 are @ 3.5 kHz.

*Non-standard pin arrangement, or multiple supply pins; connect pins marked (●) without using a resistor.

Dynamic Burn-In Test Circuit Connections

TVDF .	OPEN	GROUND	1/2 V _{DD}	V	OSCILLATOR				
	OFEN	GROOND	1/2 V _{DD}	V _{DD}	50 kHz	25 kHz			
CD40182 CD40192 CD40193 CD40194 CD40208	_	8	2,3,6,7,10,11 14,15	1,16	9	4,5,12,13			
CD40181		4-6,8,12	9-11,13-17	3,24	1,2,18-23	7			
CD40182	_	8	7,9-12	16	1-6,14,15	13			
CD40192		8,14	2,3,6,7,12,13	1,5,9-11,15,16	4				
CD40193	<u> </u>	8,14	2,3,6,7,12,13	1,5,9-11,15,16	4	T -			
CD40194	_	7,8,10	12-15	1,3-6,9,16	11	2			
CD40208	_	12	1,2,4-7,22,23	3,15,16,21,24	8,10,14,19,20	9,11,13,17,18			
CD40257		8,15	4,7,9,12	16	2,3,5,6,10,11, 13,14	1			

Guide to Burn-In Delta Limits for Level /MS CD4000B-Series CMOS ICs

Delta Parameters

For the /MS level devices, certain parameters are datalogged and deltas are calculated from pre to post burn-in. These parameters are shown below.

Critical		Te	st Condition	ons	Dalla (A)	
Parameters	Symbols	V _o (V)	V _{IN} (V)	V _{DD} (V)	Delta (∆) Limits	
Quiescent Device Current Gates MSI-1 Types MSI-2 Types	1 ₀₀ 1 ₀₀ 1 ₀₀		0,20 0,20 0,20	20 20 20	± 0.1 μΑ ± 0.2 μΑ ± 1.0 μΑ	
Output Low (Sink) Current	I _{OL}	0.4	0,5	5	± 20% of initial value	
Output High (Source) Current	Іон	4.6	0,5	5	± 20% of initial value	
Types with R _{ON} limits instead of I _{OL} and I _{OH}	Ron	_		10V	± 20% of initial value	

Leadless Chip Carrier Pinouts

The following table and diagrams show JEDEC standard pinout conversions from 14, 16, 22 and 24 pin leaded FP/DIL packages to 20 and 28 terminal leadless chip

carriers. Harris CD4000B-series products offered in leadless chip carriers are shown below.


Pinout Conversion From Leaded Package to Leadless-Chip Carrier


FP/DIL Pin	1	2	з	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
Leadless	2	3	4	6	8	9	10	12	13	14	16	18	19	20										
Chip	2	3.	4	5	7	8	9	10	12	13	14	15	17	18	19	20								
Carrier	2	3	4	5	6	8	10	11	12	13	14	16	17	18	19	20	22	24	25	26	27	28		
Terminal	2	3	4	5	6	7	9	10	11	12	13	14	16	17	18	19	20	21	23	24	25	26	27	28

CD4000B-Series Conversion Diagrams

Top Views Shown

20-Terminal Leadless-Chip Carriers





28-Terminal Leadless-Chip Carriers

