



## ☐ PetrDockalik / Digital-electronics-1






Input P	0	0	1	1	0	1	0	1	1	1	1	0
Clock	<b>↑</b>	1	<b>↑</b>	1	1	1	1	1	1	1	1	1
State	Α	Α	В	С	С	D	Α	В	С	D	Α	Α
Output R	0	0	0	0	0	1	0	0	0	1	0	0
4												•








RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

About Finite State Machine: [1] [2] [3]

Dva typy: Mealy-děje závisí na aktuálním stavu a vstupech. Moore-výstupy závisí pouze na aktuálním stavu a nikoli na vstupech



MOORE Machine: Outputs on States


MEALY Machine: Outputs on Transitions

Arcs leaving a state must be:

- (1) mutually exclusive
  - can't have two choices for a given input value
- (2) collectively exhaustive
  - every state must specify what happens for each possible input combination. "Nothing happens" means are back to itself.


## Laboratory

Current state	Direction South	Direction West	Delay	
STOP1	red	red	1 sec	
WEST_GO	red	green	4 sec	
WEST_WAIT	red	yellow	2 sec	
STOP2	red	red	1 sec	
SOUTH_GO	green	red	4 sec	
SOUTH_WAIT	yellow	red	2 sec	



tlc.vhdl

Z prvního pohledu vidíme, že stavy jdou po sobě tak jak mají v každé ukázce simulace.



Pro snadnější simulaci jsme obešli clock\_enable a využili periodu 10ns přímo od kmitočtu 100MHz.



Reset také odpovídá, při resetu je provoz na křižovatce zastaven.





```
p_traffic_fsm : process(clk)
    begin
        if rising edge(clk) then
            if (reset = '1') then
                                        -- Synchronous reset
                s_state <= STOP1 ;
                                        -- Set initial state
                s cnt <= c ZERO;
                                        -- Clear all bits
            elsif (s en = '1') then
                -- Every 250 ms, CASE checks the value of the s_state
                -- variable and changes to the next state according
                -- to the delay value.
                case s_state is
                    -- If the current state is STOP1, then wait 1 sec
                    -- and move to the next GO_WAIT state.
                    when STOP1 =>
                        -- Count up to c_DELAY_1SEC
                        if (s_cnt < c_DELAY_1SEC) then</pre>
```

s\_cnt <= s\_cnt + 1;

```
else
         -- Move to the next state
         s state <= WEST_GO;
         -- Reset local counter value
         s_cnt <= c_ZERO;</pre>
    end if;
when WEST_GO =>
    -- Count up to c DELAY 4SEC
    if (s cnt < c DELAY 4SEC) then</pre>
         s cnt \le s cnt + 4;
    else
         -- Move to the next state
         s state <= WEST WAIT;</pre>
         -- Reset local counter value
         s_cnt <= c_ZERO;</pre>
    end if;
when WEST_WAIT =>
    -- Count up to c DELAY 2SEC
    if (s_cnt < c_DELAY_2SEC) then</pre>
         s_cnt \le s_cnt + 2;
    else
         -- Move to the next state
         s state <= STOP2;
         -- Reset local counter value
         s_cnt <= c_ZERO;</pre>
    end if;
when STOP2 =>
    -- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_1SEC) then</pre>
         s_cnt <= s_cnt + 1;</pre>
    else
         -- Move to the next state
         s_state <= SOUTH_GO;</pre>
         -- Reset local counter value
         s_cnt <= c_ZERO;</pre>
    end if;
when SOUTH GO =>
    -- Count up to c DELAY 4SEC
    if (s_cnt < c_DELAY_4SEC) then</pre>
         s cnt \leftarrow s cnt + 4;
    else
         -- Move to the next state
         s_state <= SOUTH_WAIT;</pre>
         -- Reset local counter value
                <= c ZERO;
         s cnt
    end if;
when SOUTH WAIT =>
    -- Count up to c DELAY 2SEC
    if (s_cnt < c_DELAY_2SEC) then</pre>
         s_cnt <= s_cnt + 2;</pre>
    else
         -- Move to the next state
         s_state <= STOP1;</pre>
         -- Reset local counter value
```

```
s_cnt <= c_ZERO;</pre>
                           end if;
                      -- It is a good programming practice to use the
                      -- OTHERS clause, even if all CASE choices have
                      -- been made.
                      when others =>
                          s_state <= STOP1;</pre>
                  end case;
             end if; -- Synchronous reset
         end if; -- Rising edge
    end process p traffic fsm;
p_output_fsm : process(s_state)
    begin
         case s state is
             when STOP1 => --South and west RED
                  south_o <= c_RED;</pre>
                 west_o <= c_RED;</pre>
             when WEST_GO => --West green
                  south_o <= c_RED;</pre>
                 west_o <= c_GREEN;</pre>
             when WEST_WAIT => --West slow down
                  south_o <= c_RED;</pre>
                 west o <= c YELLOW;
             when STOP2 => --South and west RED
                  south_o <= c_RED;</pre>
                 west_o <= c_RED;</pre>
             when SOUTH_GO => --South green
                  south_o <= c_GREEN;</pre>
                 west_o <= c_RED;</pre>
             when SOUTH_WAIT => --South slow down
                  south_o <= c_YELLOW;</pre>
                 west_o <= c_RED;</pre>
             when others => --South and west RED
                  south_o <= c_RED;</pre>
                 west_o <= c_RED;</pre>
         end case;
    end process p output fsm;
```


## top.vhdl

Port name	Direction	Туре	Description
CLK100MHZ	input	std_logic	Main clock
BTNC	input	std_logic	Synchronous reset
LED16_R	output	std_logic	Red1
LED16_G	output	std_logic	Green1

Port name	Direction	Туре	Description
LED16_B	output	std_logic	Blue1
LED17_R	output	std_logic	Red2
LED17_G	output	std_logic	Green2
LED17_B	output	std_logic	Blue2

## **Smart controller**

Current state	Direction South	Direction West	Delay
STOP	red	red	1 sec
STOP_WEST	red	red	1 sec
STOP_SOUSTH	red	red	1 sec
GO	green	green	1 sec
WEST_GO	red	green	4 sec
WEST_WAIT	red	yellow	2 sec
SOUTH_GO	green	red	4 sec
SOUTH_WAIT	yellow	red	2 sec



p\_smart\_traffic\_fsm : process(clk)
 begin

```
if rising edge(clk) then
    if (reset = '1') then
        s_state <= STOP;</pre>
        s_cnt <= c_ZERO;</pre>
    elsif (s_en = '1') then
        case s_state is
             when STOP =>
                 if (s_cnt < c_DELAY_1SEC) then</pre>
                      s cnt <= s cnt + 1;
                 elsif (south i = '0' and west i = '0') then
                      s state <= GO;
                      s cnt <= c ZERO;
                 elsif (south_i = '1' and west_i = '0') then
                      s state <= GO WEST;
                      s cnt <= c ZERO;
                 elsif (south i = '1' and west i = '1') then
                      s_state <= GO_WEST;</pre>
                      s_cnt <= c_ZERO;</pre>
                 elsif (south_i = '0' and west_i = '1') then
                      s_state <= GO_SOUTH;</pre>
                      s_cnt <= c_ZERO;</pre>
                 end if:
             when STOP SOUTH =>
                 if (s_cnt < c_DELAY_1SEC) then</pre>
                      s_cnt <= s_cnt + 1;</pre>
                 else
                      s_state <= GO_WEST;</pre>
                      s_cnt <= c_ZERO;</pre>
                 end if;
             when STOP_WEST =>
                 if (s_cnt < c_DELAY_1SEC) then</pre>
                      s_cnt <= s_cnt + 1;
                 else
                      s_state <= GO_SOUTH;</pre>
                      s cnt <= c ZERO;
                 end if:
             when WAIT WEST =>
                 if (s cnt < c DELAY 2SEC) then
                      s_cnt <= s_cnt + 2;
                 else
                      s state <= STOP WEST;
                      s cnt <= c ZERO;
                 end if;
             when WAIT SOUTH =>
                 if (s cnt < c DELAY 2SEC) then</pre>
                      s_cnt <= s_cnt + 2;
                 else
                      s state <= STOP SOUTH;
                      s cnt <= c ZERO;
                 end if;
             when GO =>
                 if (s_cnt < c_DELAY_1SEC) then</pre>
                      s_cnt <= s_cnt + 1;</pre>
                 elsif (south_i = '0' and west_i = '0') then
                      s_state <= GO;
```

```
s cnt <= c ZERO;
                     elsif (south_i = '1' and west_i = '0') then
                         s_state <= WAIT_SOUTH;</pre>
                         s_cnt <= c_ZERO;</pre>
                     elsif (south_i = '1' and west_i = '1') then
                         s_state <= WAIT_SOUTH;</pre>
                         s_cnt <= c_ZERO;</pre>
                     elsif (south_i = '0' and west_i = '1') then
                         s state <= WAIT WEST;
                         s cnt <= c ZERO;
                     end if:
                 when GO WEST =>
                     if (s cnt < c DELAY 4SEC) then</pre>
                         s cnt \leq s cnt + 4;
                     elsif (south i = '0' and west i = '0') then
                         s state <= GO;
                         s_cnt <= c_ZERO;</pre>
                     elsif (south_i = '1' and west_i = '0') then
                         s state <= GO WEST;
                         s_cnt <= c_ZERO;</pre>
                     elsif (south_i = '1' and west_i = '1') then
                         s state <= WAIT WEST;
                         s cnt <= c ZERO;
                     elsif (south_i = '0' and west_i = '1') then
                         s_state <= WAIT_WEST;</pre>
                         s_cnt <= c_ZERO;</pre>
                     end if;
                 when GO SOUTH =>
                     if (s_cnt < c_DELAY_4SEC) then</pre>
                         s_cnt <= s_cnt + 4;
                     elsif (south_i = '0' and west_i = '0') then
                         s_state <= GO;
                         s_cnt <= c_ZERO;</pre>
                     elsif (south_i = '1' and west_i = '0') then
                         s state <= WAIT SOUTH;
                         s cnt <= c ZERO;
                     elsif (south_i = '1' and west_i = '1') then
                         s state <= WAIT SOUTH;
                         s_cnt <= c_ZERO;</pre>
                     elsif (south_i = '0' and west_i = '1') then
                         s state <= GO SOUTH;
                         s cnt <= c ZERO;
                     end if;
                 when others =>
                     s state <= STOP;
            end case;
        end if;
    end if:
end process p smart traffic fsm;
```