

PetrDockalik [LAB1] Al 1 contributor



More information on GitHub Tomáš Frýza

My GitHub

Description of laboratory

Operator	Description		
<=	Value assignment		
and	Logical AND		
nand	Logical AND with negated output		
or	Logical OR		
nor	Logical OR with negated output		
not	Nagation		

Operator	Description
xor	Exclusive OR
xnor	Exclusive OR with negated output
comment	Comments

```
\begin{align*}
  f(c,b,a) =&~ \overline{b}\,a + \overline{c}\,\overline{b}\\
  f(c,b,a)_{\textup{NAND}} =\overline{\overline{a\cdot \overline{b}}\cdot \overline{c},a)_{\textup{NOR}} =\overline{b+ \overline{a}}+\overline{b+c}\
\end{align*}
```


$$f(c, b, a) = \overline{b} a + \overline{c} \overline{b}$$

$$f(c, b, a)_{\text{NAND}} = \overline{a \cdot \overline{b} \cdot \overline{b} \cdot \overline{c}}$$

$$f(c, b, a)_{\text{NOR}} = \overline{b + \overline{a}} + \overline{b + c}$$

С	b	а	f(c,b,a)	fNAND	fNOR
0	0	0	1	1	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	1	1	1
1	1	0	0	0	0
1	1	1	0	0	0

```
entity gates is
   port(
       a_i : in std_logic;
                                  -- Data input
            : in std_logic;
       b i
                                  -- Data input
                                  -- Data input
       c_i : in std_logic;
       f o : out std logic;
                                -- normal output function
       fNAND_o : out std_logic;
                                    -- NAND output function
       fNOR_o : out std_logic
                                  -- NOR output function
   );
end entity gates;
```



My Example

```
entity gates is
   port(
       a_i : in std_logic; -- Data input
       b i : in std logic;
                                    -- Data input
       c_i : in std_logic;
                                     -- Data input
       f_o1a : out std_logic;
                                     -- output function 1
       f o1b : out std_logic;
                                   -- output function 1
       f o2a : out std logic;
                                    -- output function 2
       f_o2b : out std_logic
                                   -- output function 2
   );
end entity gates;
-- Architecture body for basic gates
______
architecture dataflow of gates is
begin
   f_01a \leftarrow (a_i \text{ and } b_i) \text{ or } (a_i \text{ and } c_i);
   f o1b <= a i and (b i or c i);
   f_02a \leftarrow (a_i \text{ or } b_i) \text{ and } (a_i \text{ or } c_i);
   f o2b <= a i or (b i and c i);
end architecture dataflow;
```

