


{name: 'AN(2)', wave: 'xx101..01..0'},

```
{name: 'AN(1)', wave: 'xx1.01..01..'},
      {name: 'AN(0)', wave: 'xx1..01..01.'},
    ],
    ['Seven-segment data',
      {name: '4-digit on display', wave: 'xx3333555599', data: ['3','1','4','2','
      {name: 'Cathods A: CA', wave: 'xx01.0.1.0.1'},
      {name: '
                                 CB', wave: 'xx0.....'},
                                 CC', wave: 'xx0..10..10.'},
      {name: '
      {name: '
                                 CD', wave: 'xx01.0.1.0.1'},
      {name:
                                 CE', wave: 'xx1..01..01.'},
                                 CF', wave: 'xx1.01..01..'},
      {name: '
      {name: '
                                  CG', wave: 'xx010..10..1'},
    ],
    {name: 'Decimal point: DP', wave: 'xx01..01..01'},
  ],
  head:
  {
    text: '
                                4ms
                                                               4ms
                                                                     4ms
                                                                           4ms
                                                                                 4n
                                      4ms
                                            4ms
                                                  4ms
                                                        4ms
  },
}
```



### Laboratory

#### Driver.vhd

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
    begin
    case s_cnt is
    when "11" =>
```

```
s_hex <= data3_i;</pre>
              dp o \leftarrow dp i(3);
              dig_o <= "0111";
         when "10" =>
              s_hex <= data2_i;</pre>
              dp_o <= dp_i(2);</pre>
              dig_o <= "1011";
         when "01" =>
              s hex <= data1 i;</pre>
              dp o \leftarrow dp i(1);
              dig_o <= "1101";
         when others =>
              s hex <= data0 i;</pre>
              dp_o \leftarrow dp_i(0);
              dig_o <= "1110";
     end case;
end process p_mux;
```

#### Testbench\_driver.vhd


```
-- Template for 4-digit 7-segment display driver testbench.
-- Nexys A7-50T, Vivado v2020.1.1, EDA Playground
-- Copyright (c) 2020-Present Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
library ieee;
use ieee.std logic 1164.all;
-- Entity declaration for testbench
______
entity tb_driver_7seg_4digits is
   -- Entity of testbench is always empty
end entity tb_driver_7seg_4digits;
______
-- Architecture body for testbench
______
architecture testbench of tb_driver_7seg_4digits is
   -- Local constants
   constant c_CLK_100MHZ_PERIOD : time := 10 ns;
```


```
--Local signals
   signal s clk 100MHz : std logic;
   signal s reset : std logic;
   signal s_data0_i : std_logic_vector(4 - 1 downto 0);
   signal s_data1_i : std_logic_vector(4 - 1 downto 0);
   signal s_data2_i : std_logic_vector(4 - 1 downto 0);
   signal s_data3_i : std_logic_vector(4 - 1 downto 0);
   signal s_dp_i : std_logic_vector(4 - 1 downto 0);
   signal s_dp_o : std logic;
   signal s seg o : std logic vector(7 - 1 downto 0);
   signal s dig o : std logic vector(4 - 1 downto 0);
begin
   -- Connecting testbench signals with driver 7seg 4digits entity
   -- (Unit Under Test)
   uut cnt : entity work.driver 7seg 4digits
       port map(
          clk
                => s_clk_100MHz,
          reset => s_reset,
          data0_i => s_data0_i,
          data1_i => s_data1_i,
          data2 i => s data2 i,
          data3 i => s data3 i,
          dp i
               => s_dp_i,
          dp_o => s_dp_o,
          seg_o => s_seg_o,
          dig_o => s_dig_o
       );
   ______
   -- Clock generation process
   ______
   p_clk_gen : process
   begin
       while now < 750 ms loop
                             -- 75 periods of 100MHz clock
          s clk 100MHz <= '0';
          wait for c CLK 100MHZ PERIOD / 2;
          s clk 100MHz <= '1';
          wait for c CLK 100MHZ PERIOD / 2;
       end loop;
       wait;
   end process p clk gen;
   ______
   -- Reset generation process
   p_reset_gen : process
   begin
       s reset <= '0';
      wait for 150 ms;
       -- Reset activated
       s_reset <= '1';</pre>
       wait for 50 ms;
```

```
s_reset <= '0';</pre>
       wait for 100 ms;
       s_reset <= '1';</pre>
       wait for 35 ms;
       s_reset <= '0';</pre>
       wait;
   end process p reset gen;
    -- Data generation process
    ______
   p_stimulus : process
   begin
       report "Stimulus process started" severity note;
       s_dp_i <= "0111";
       s_data0_i <= "0010";
       s_data1_i <= "0100";
       s_data2_i <= "0001";
       s_data3_i <= "0011";
       report "Stimulus process finished" severity note;
       wait;
   end process p_stimulus;
end architecture testbench;
```

#### Simulace

Průběhy vypadají stejné.






## Simulace před resetem




### Simulace po resetu



# Simulace clock\_enable 4ms

Jasně vidíme, že do 20ms se nám displej 5x změnil.



#### Top.vhd

```
-- Company:
-- Engineer:
-- Create Date: 22.03.2021 15:55:36
-- Design Name:
-- Module Name: top - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity top is
    Port ( CLK100MHZ : in STD_LOGIC;
                                                        -- Main clock
           BTNC : in STD_LOGIC;
                                                        -- Synchronous reset
           SW : in STD_LOGIC_VECTOR (16-1 downto 0); -- Four 4-bit values
           CA : out STD LOGIC;
                                                        -- Cathod A
           CB : out STD_LOGIC;
                                                        -- Cathod B
           CC : out STD_LOGIC;
                                                        -- Cathod C
           CD : out STD LOGIC;
                                                        -- Cathod D
           CE : out STD LOGIC;
                                                        -- Cathod E
                                                        -- Cathod F
           CF : out STD LOGIC;
           CG : out STD LOGIC;
                                                        -- Cathod G
                                                        -- Decimal point
           DP : out STD LOGIC;
           AN : out STD LOGIC VECTOR (8-1 downto 0)); -- Common anode signals to
end top;
-- Architecture body for top level
-----
architecture Behavioral of top is
    -- No internal signals
begin
    ______
    -- Instance (copy) of driver 7seg 4digits entity
    driver_seg_4 : entity work.driver_7seg_4digits
        port map(
            clk
                       => CLK100MHZ,
            reset
                      => BTNC,
            data3_i(3) \Rightarrow SW(15),
            data3_i(2) \Rightarrow SW(14),
            data3_i(1) \Rightarrow SW(13),
            data3_i(0) \Rightarrow SW(12),
            data2_i(3) \Rightarrow SW(11),
            data2 i(2) \Rightarrow SW(10),
            data2 i(1) \Rightarrow SW(9),
            data2_i(0) \Rightarrow SW(8),
            data1 i(3) \Rightarrow SW(7),
            data1_i(2) \Rightarrow SW(6),
            data1 i(1) \Rightarrow SW(5),
            data1 i(0) \Rightarrow SW(4),
            data0 i(3) \Rightarrow SW(3),
            data0 i(2) \Rightarrow SW(2),
            data0_i(1) \Rightarrow SW(1),
            data0 i(0) \Rightarrow SW(0),
            dp i \Rightarrow "0111",
            dp_o => DP,
            seg o(6) => CA,
            seg o(5) => CB,
            seg_o(4) =>CC,
            seg_o(3) =>CD,
            seg_o(2) \Rightarrow CE,
            seg_o(1) = CF
            seg_o(0) => CG,
```

 $dig_o(3) =>AN(3),$ 

```
dig_o(2) =>AN(2),
    dig_o(1) =>AN(1),
    dig_o(0) =>AN(0)
    );

-- Disconnect the top four digits of the 7-segment display
    AN(7 downto 4) <= b"1111";

end architecture Behavioral;</pre>
```

### 8-digit driver

Raději jsem zvolil clock\_enable 2ms, protože při 4ms by to už mohlo jít poznat.

