
☐ PetrDockalik / Digital-electronics-1



Laboratory 2: Combinational logics

More information on GitHub Tomáš Frýza


My GitHub


Preparation of Laboratory

Dec. equivalent	B[1:0]	A[1:0]	B is greater than	B equals A	B is less than A
0	0 0	0 0	0	1	0
1	0 0	0 1	0	0	1
2	0 0	1 0	0	0	1
3	0 0	11	0	0	1
4	0 1	0 0	1	0	0
5	0 1	0 1	0	1	0
6	0 1	1 0	0	0	1
7	0 1	11	0	0	1

Dec. equivalent	B[1:0]	A[1:0]	B is greater than	B equals A	B is less than A
8	1 0	0 0	1	0	0
9	1 0	0 1	1	0	0
10	1 0	1 0	0	1	0
11	1 0	11	0	0	1
12	1 1	0 0	1	0	0
13	1 1	0 1	1	0	0
14	1 1	1 0	1	0	0
15	11	11	0	1	0

Map solution






$$SoP_{equals} = \overline{a_0} \cdot \overline{a_1} \cdot \overline{b_0} \cdot \overline{b_1} + a_0 \cdot \overline{a_1} \cdot b_0 \cdot \overline{b_1} + a_0 \cdot a_1 \cdot b_0 \cdot b_1 + \overline{a_0} \cdot a_1 \cdot \overline{b_0} \cdot b_1$$


$$PoS_{less} = (b_1 + b_0) \cdot (\overline{a_0} + \overline{a_1}) \cdot (b_0 + \overline{a_1}) \cdot (b_1 + \overline{a_1}) \cdot (b_1 + \overline{a_0})$$


 $\label{lem:sop_equals} = \operatorname{a_{0}}\cdot \operatorname{a_{1}}\cdot \operatorname{a_{1}}\cdot \operatorname{b_{0}}\cdot \operatorname{b_{0}}\cdot \operatorname{b_{0}}\cdot \operatorname{b_{1}}\cdot \operatorname{b_{1}}\cdot$

Description of laboratory

Port name	Direction	Туре	Description
a_i	input	<pre>std_logic_vector(2 - 1 downto 0)</pre>	Data A
b_i	input	<pre>std_logic_vector(2 - 1 downto 0)</pre>	Data B
B_greater_A_o	output	std_logic	B is greater than
B_equals_A_o	output	std_logic	B equals A
B_less_A_o	output	std_logic	B is less than A







2-bit comparator

My example

https://www.edaplayground.com/x/PTJj



4-bit comparator

```
-- Entity declaration for 4-bit binary comparator
entity comparator 4bit is
    port(
                       : in std logic vector(4 - 1 downto 0);
        аi
                      : in std_logic_vector(4 - 1 downto 0);
        B_greater_A_o : out std_logic; -- B is greater than A
B_equals_A_o : out std_logic; -- B is equals than A
        B_equals_A_o : out std_logic;
        B_less_A_o : out std_logic
                                             -- B is less than A
    );
end entity comparator_4bit;
-- Architecture body for 4-bit binary comparator
architecture Behavioral of comparator 4bit is
begin
        B_greater_A_o \leftarrow (= '1' when (b_i > a_i) else '0';
        B_{equals} = (b_i = a_i) else (0);
```

```
B less A o <= '1' when (b i < a i) else '0';
end architecture Behavioral;
-- Architecture body for testbench
______
architecture testbench of tb comparator 4bit is
   -- Local signals
                     : std logic vector(4 - 1 downto 0);
   signal s a
   signal s b : std logic vector(4 - 1 downto 0);
   signal s B greater A : std logic;
   signal s_B_equals_A : std_logic;
   signal s_B_less_A : std_logic;
begin
   -- Connecting testbench signals with comparator_4bit entity (Unit Under Test)
   uut_comparator_4bit : entity work.comparator_4bit
       port map(
          аi
                       => s_a,
                      => s_b,
          Ьi
          B_greater_A_o => s_B_greater_A,
          B equals A o => s B equals A,
          B_less_A_o => s_B_less_A
       );
   -- Data generation process
   ______
   p_stimulus : process
   begin
       -- Report a note at the begining of stimulus process
       report "Stimulus process started" severity note;
       -- First test values
       s b <= "0000"; s a <= "0000"; wait for 100 ns;
       -- Expected output
       assert ((s B greater A = '0') and (s B equals A = '1') and (s B less A = '0')
       -- If false, then report an error
       report "Test failed for input combination: 0000, 0000" severity error;
       -- Second test values
       s_b <= "0000"; s_a <= "0001"; wait for 100 ns;
       -- Expected output
       assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1')
       -- If false, then report an error
       report "Test failed for input combination: 0000, 0001" severity error;
```

```
-- Third test values
s b <= "0000"; s a <= "0010"; wait for 100 ns;
-- Expected output
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1')
-- If false, then report an error
report "Test failed for input combination: 0000, 0010" severity error;
-- Mistake test values
s b <= "1010"; s a <= "0011"; wait for 100 ns;
-- Expected output
assert ((s B greater A = '0') and (s B equals A = '0') and (s B less A = '1')
-- If false, then report an error
report "Test failed for input combination: 1010, 0011" severity error;
-- Fourth test values
s_b <= "0000"; s_a <= "0011"; wait for 100 ns;
-- Expected output
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_less_A = '1')
-- If false, then report an error
report "Test failed for input combination: 0000, 0011" severity error;
```

My example

https://www.edaplayground.com/x/8Se6

