


 PetrDockalik / Digital-electronics-1

 MIT License

 0 stars  0 forks

☆ Star

👁 Unwatch ▾

Code

Issues

Pull requests

Actions

Projects

Wiki

Security



Insights


Settings

 main ▾

...




Digital-electronics-1 / Labs / 01-tools / README.md

 PetrDockalik [LAB1] 


 1 contributor

Raw

Blame

98 lines (81 sloc) | 3.07 KB

 Laboratory 1: Tools

More information on [GitHub Tomáš Frýza](#)

[My GitHub](#)

Description of laboratory

Operator	Description
<=	Value assignment
and	Logical AND
nand	Logical AND with negated output
or	Logical OR
nor	Logical OR with negated output
not	Nagation

Operator	Description
xor	Exclusive OR
xnor	Exclusive OR with negated output
-- comment	Comments

```
\begin{align*}
f(c,b,a) = &\sim \overline{b} \setminus, a + \overline{c} \setminus, \overline{b} \setminus \setminus \\
f(c,b,a)_{\text{NAND}} = &\overline{\overline{a} \cdot \overline{b}} \cdot \overline{\overline{c} \cdot \overline{b}} \\
f(c,b,a)_{\text{NOR}} = &\overline{b + \overline{a} + \overline{b + c}} \\
\end{align*}
```

$$f(c,b,a) = \overline{b}a + \overline{c}\overline{b}$$
$$f(c,b,a)_{\text{NAND}} = \overline{\overline{a} \cdot \overline{b} \cdot \overline{c}}$$
$$f(c,b,a)_{\text{NOR}} = \overline{\overline{b} + \overline{a} + \overline{b + c}}$$

c	b	a	f(c,b,a)	fNAND	fNOR
0	0	0	1	1	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	1	1	1
1	1	0	0	0	0
1	1	1	0	0	0

```
entity gates is
  port(
    a_i   : in  std_logic;      -- Data input
    b_i   : in  std_logic;      -- Data input
    c_i   : in  std_logic;      -- Data input
    f_o   : out std_logic;      -- normal output function
    fNAND_o : out std_logic;    -- NAND output function
    fNOR_o : out std_logic;    -- NOR output function
  );
end entity gates;
```


```
-- Architecture body for basic gates
```

```
architecture dataflow of gates is
```

```
begin
```

```
    f_o  <= (not (b_i) and a_i) or( not (c_i) and not(b_i));
    fNAND_o <= not (not(a_i and not(b_i))and not(not (c_i) and not(b_i)));
    fNOR_o <= not(b_i or not(a_i)) or not(c_i or b_i);
```

```
end architecture dataflow;
```



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

My Example

```
entity gates is
```

```
    port(
```

```
        a_i    : in  std_logic;      -- Data input
        b_i    : in  std_logic;      -- Data input
        c_i    : in  std_logic;      -- Data input
        f_o1a   : out std_logic;      -- output function 1
        f_o1b   : out std_logic;      -- output function 1
        f_o2a   : out std_logic;      -- output function 2
        f_o2b   : out std_logic;      -- output function 2
```

```
    );
```

```
end entity gates;
```


```
-- Architecture body for basic gates
```

```
architecture dataflow of gates is
```

```
begin
```

```
    f_o1a <= (a_i and b_i) or (a_i and c_i);
    f_o1b <= a_i and (b_i or c_i);
    f_o2a <= (a_i or b_i) and (a_i or c_i);
    f_o2b <= a_i or (b_i and c_i);
```

```
end architecture dataflow;
```



My Example