 PetrDockalik / Digital-electronics-1

Code

Issues

Pull requests

Actions

Projects

Wiki

Security








Insights

Settings

 main ▾



Digital-electronics-1 / Labs / 03-vivado /

 PetrDockalik ...	9 minutes ago 
..	
 Images	9 minutes ago
 comparator/comparator.cache/wt	9 minutes ago
 comparator_2bit	9 minutes ago
 multiplexer	9 minutes ago
 README.md	9 minutes ago

README.md




Laboratory 3 - Vivado


[Nexys FPGA](#)

More information on [GitHub](#) [Tomáš Frýza](#)

[My GitHub](#)

Preparation of Laboratory






[Install Vivado](#)

[Creating project](#)

Laboratory - Multiplexer

[Comparator_4](#)

Select sel_i[1:0]	Output f_o[1:0]
0 0	a_i[1:0]
0 1	b_i[1:0]
1 0	c_i[1:0]
1 1	d_i[1:0]



```

-----
architecture Behavioral of mux_2bit_4to1 is
begin
  f_o <= a_i when (sel_i = "00") else
    b_i when (sel_i = "01") else
    c_i when (sel_i = "10") else
    d_i;

end architecture Behavioral;

```

```

-----
p_stimulus : process
begin
  -- Report a note at the beginning of stimulus process
  report "Stimulus process started" severity note;

  s_a <= "00"; s_b <= "10"; s_c <= "00"; s_d <= "00";
  s_sel <= "01"; wait for 100 ns;

  s_a <= "00"; s_b <= "00"; s_c <= "01"; s_d <= "00";
  s_sel <= "10"; wait for 100 ns;

  s_a <= "11"; s_b <= "01"; s_c <= "01"; s_d <= "10";

```

```

s_sel <= "00"; wait for 100 ns;

s_sel <= "01"; wait for 100 ns;


s_sel <= "10"; wait for 100 ns;

s_sel <= "11"; wait for 100 ns;

-- Report a note at the end of stimulus process
report "Stimulus process finished" severity note;


wait;
end process p_stimulus;

```




Tutorial


Step 1




Step 2




Step 3




Step 4




Step 5



Step 6




Step 7



Other tables must give "Ok" or "Yes".

Step 8



Step 9

