


BLDC motor controller



Top level

Customized by Petteri Aimonen

Benjamin Vedder

Sheet: /

File: BLDC_4.sch


Title: BLDC Driver 4.10


Size: A4 Date: 2015-10-25

Rev: 4.10-jpa

KiCad E.D.A. kicad 4.0.1-3.201512221401+619838ubuntu15.10.1-stable

Id: 1/6






Customized by Petteri Aimonen
Benjamin Vedder

Sheet: /NTC temp sensor/
File: temp.sch

Title: BLDC Driver 4.10

Size: A4	Date: 2015-10-25	Rev: 4.10-jpa
KiCad E.D.A. kicad 4.0.1-3.201512221401+619838ubuntu15.10.1-stableId: 3/6		



Customized by Petteri Aimonen

Benjamin Vedder

Sheet: /Filters/

File: hall_filters.sch

Title: BLDC Driver 4.10

Size: A4

Date: 2015-10-25

Rev: 4.10-jpa


KiCad E.D.A. kicad 4.0.1-3.201512221401+619838ubuntu15.10.1-stableId: 4/6



life.augmented

STM32F405xx STM32F407xx

ARM Cortex-M4 32b MCU+FPU, 210DMIPS, up to 1MB Flash/192+4KB RAM, USB
OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera



Customized by Petteri Aimonen	
Benjamin Vedder	
Sheet: /MCU/	
File: STM32F4_64LQFP.sch	
Title: BLDC Driver 4.10	
Size: A4	Date: 2015-10-25
KiCad E.D.A. kicad 4.0.1-3.201512221401+619838ubuntu15.10.1-stable	
Id: 5/6	Rev: 4.10-jpa

- **Operating Supply Voltage 8V–60V**
- **2.3A Sink and 1.7A Source Gate Drive Current Capability**
- **Integrated Dual Shunt Current Amplifiers With Adjustable Gain and Offset**
- **Integrated Buck Converter to Support up to 1.5A External Load**
- **Independent Control of 3 or 6 PWM Inputs**
- **Bootstrap Gate Driver With 100% Duty Cycle Support**
- **Programmable Dead Time to Protect External FETs from Shoot Through**
- **Programmable Overcurrent Protection of External MOSFETs**
- **Thermally Enhanced 56-Pin TSSOP Pad Down DCA Package**



			MIN	TYP	MAX	UNITS
PVDD1	DC supply voltage PVDD1 for normal operation	Relative to PGND		8	60	V
PVDD2	DC supply voltage PVDD2 for buck converter		3.5	60	V	V
C _{AVDD}	External capacitance on AVDD pin (ceramic cap) 20% tolerance			1	100	μF
C _{GVDD}	External capacitance on GVDD pin (ceramic cap) 20% tolerance			1	100	μF
C _{DVDD}	External capacitance on DVDD pin (ceramic cap) 20% tolerance			2.2	100	μF
C _{CP}	Flying cap on charge pump pins (between CP1 and CP2) (ceramic cap) 20% tolerance			100	200	nF
C _{BOOT}	Bootstrap capacitor (ceramic cap)			12	100	nF
I _{ON_EN}	Input current of digital pins when EN_GATE is high				100	μA
I _{LOW_EN}	Input current of digital pins when EN_GATE is low				1	μA
C _{IN}	Maximum capacitance on digital input pin				10	μF
C _{IO_OPA}	Maximum output capacitance on outputs of shunt amplifier				20	μF
R _{OTC}	Dead time control resistor range. Time range is 50ns (~GND) to 500ns (150kΩ) with a linear approximation.		0	150	kΩ	kΩ
I _{FAULT}	FAULT pin sink current. Open-drain	V = 0.4 V			2	mA
I _{FAULT}	FAULT pin sink current. Open-drain	V = 0.4 V			2	mA
I _{REF}	External voltage reference voltage for current shunt	at 0 amperes	2		6	V
f _{SW}	Operating switching frequency of gate driver	COG170 = 25 nC or total 30 mA gate drive average current			200	kHz
T _A	Ambient temperature		-40		125	°C

[illegible]