
#### **PRELIMINARY**

## **HEXFET® Power MOSFET**

- Advanced Process Technology
- Ultra Low On-Resistance
- P-Channel Mosfet
- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- Fast Switching



# $V_{DSS} = -20V$


 $R_{DS(on)} = 0.25\Omega$ 

 $I_{D} = -2.5A$ 

### **Description**

Fourth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The SO-8 has been modified through a customized leadframe for enhanced thermal characteristics and multiple-die capability making it ideal in a variety of power applications. With these improvements, multiple devices can be used in an application with dramatically reduced board space. The package is designed for vapor phase, infra red, or wave soldering techniques. Power dissipation of greater than 0.80W is possible in a typical PCB mount application.



### **Absolute Maximum Ratings**

	Parameter	Max.	Units		
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, VGS @ -10 V	-2.5			
ID @ Tc = 70°C	Continuous Drain Current, VGS @ -10 V	-2.0	Α		
I <sub>DM</sub>	Pulsed Drain Current ①	-10			
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	2.5	w		
P <sub>D</sub> @ T <sub>A</sub> = 25°C	Power Dissipation (PCB Mount)**	1.6	w		
	Linear Derating Factor	0.020	w/°c		
	Linear Derating Factor (PCB Mount)**	0.012	W/°C		
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V		
dv/dt	Peak Diode Recovery dv/dt ③	-3.0	V/ns		
T <sub>J</sub> , T <sub>STG</sub>	Junction and Storage Temperature Range	-55 to +150	°C		

#### **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units	
Reuc	Junction-to-PCB	_	_	50	20041	
R <sub>eJA</sub>	Junction-to-Ambient (PCB mount)**	_	_	80	°C/W	

<sup>\*\*</sup> When mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994.



## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	-20	_	_	٧	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	_	-0.039	-	V/°C	Reference to 25°C, lp=1mA	
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		0.21	0.25	Ω	V <sub>GS</sub> =-10V, I <sub>D</sub> =-1.0A ④	
	Otatic Diamino-Ocurce Ciri lesistance		0.34	0.40	32	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-0.50A ④	
V <sub>GS(th)</sub>	Gate Threshold Voltage	-1.0	· —	-3.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	
g <sub>fs</sub>	Forward Transconductance	_	2.6	-	S	V <sub>DS</sub> =-15V, I <sub>D</sub> =-2.5A     €	
loss	Drain-to-Source Leakage Current		_	2.0	μА	V <sub>DS</sub> =-16V, V <sub>GS</sub> =0V	
1055	Diam to Course Leakage Current			-25	μς	V <sub>DS</sub> =-16V, V <sub>GS</sub> =0V, T <sub>J</sub> =55°C	
less	Gate-to-Source Forward Leakage	_		-100	nΑ	V <sub>GS</sub> =-20V	
	Gate-to-Source Reverse Leakage			100	11/5	V <sub>GS</sub> =20V	
Q <sub>9</sub>	Total Gate Charge		10	15		I <sub>D</sub> =-2.0A	
Q <sub>gs</sub>	Gate-to-Source Charge		2.0		nC	V <sub>DS</sub> =-10V	
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge		2.8	_		V <sub>GS</sub> =-10V	
t <sub>d(on)</sub>	Turn-On Delay Time		11	40		V <sub>DD</sub> =-10V	
tr	Rise Time		15	40	ns	lo=-1.0A_	
t <sub>d(off)</sub>	Turn-Off Delay Time	_	37	90	.,.	R <sub>G</sub> =6.0Ω	
tı	Fall Time		28 ·	50		R <sub>D</sub> =10Ω <b>④</b>	
Lo	Internal Drain Inductance	1	2.5	_	nН	Between lead, 6 mm (0.25in.)	
Ls	Internal Source Inductance	<del>-</del>	4.0	_ :		from package and center of die contact	
Ciss	Input Capacitance		270	_		V <sub>GS</sub> =0V	
Coss	Output Capacitance	_	200	-	pF	V <sub>DS</sub> =-20V	
Crss	Reverse Transfer Capacitance		57	_	ł	f=1.0MHz	

## **Source-Drain Ratings and Characteristics**

						the state of the s	
	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
ls	Continuous Source Current (Body Diode)	_	_	-2.0		MOSFET symbol showing the	
lsm ·	Pulsed Source Current (Body Diode) ①	_	-	-8.0	A	integral reverse p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage	_	-1.4	-1.6	٠V	T <sub>J</sub> =25°C, I <sub>S</sub> =-1.25A, V <sub>GS</sub> =0V	
t <sub>rr</sub>	Reverse Recovery Time		69	100	ns	T <sub>J</sub> =25°C, I <sub>F</sub> =-2.0A	
Q <sub>rr</sub>	Reverse Recovery Charge		80	120	nC	di/dt=100A/μs ④	
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

#### Notes:

- Repetitive rating; pulse width limited by max. junction temperature
- ③ Isp≤-2.5A, di/dt≤90A/μs, V<sub>DD</sub>≤V(BR)DSs, T<sub>J</sub>≤150°C

② Not Applicable

ⓐ Pulse width ≤ 300  $\mu$ s; duty cycle ≤2%.






Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, Tc=150°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature





Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Basic Gate Charge Waveform




Fig 12b. Gate Charge Test Circuit

Refer to the Appendix Section for the following:

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 328

Appendix B: Package Outline Mechanical Drawing - See page 332

**Appendix C:** Part Marking Information – See page 332

Appendix D: Tape & Reel Information - See page 336

International Rectifier