N


NDS9405 Single P-Channel Enhancement Mode Field Effect Transistor


General Description

These P-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- -4.3A, -20V. $R_{DS(ON)} = 0.10\Omega$ @ $V_{GS} = -10V$
- High density cell design for extremely low R_{DS(ON)}
- High power and current handling capability in a widely used surface mount package.





Absolute Maximum Ratings T. = 25°C unless otherwise noted

Symbol	Parameter	NDS9405	Units
/ _{DSS}	Drain-Source Voltage	-20	V
/ _{GSS}	Gate-Source Voltage	±20	V
I _D	Drain Current - Continuous T _A = 25°C (Note 1a)	± 4.3	А
	- Continuous T _A = 70°C (Note 1a)	± 3.3	
	- Pulsed T _A = 25°C	± 20	
P _D	Maximum Power Dissipation (Note 1a)	2.5	W
	(Note 1b)	1.2	
	(Note 1c)	1	
J,T _{STG}	Operating and Storage Temperature Range	-55 to 150	°C
HERMA	L CHARACTERISTICS		
θJA	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	°C/W
θJC	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS			•			
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{gs} = 0 \text{ V}, I_{p} = -250 \mu\text{A}$		-20			V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$				-2	μA
			T _J = 55°C			-25	μA
I _{GSSF}	Gate - Body Leakage, Forward	$V_{gs} = 20 \text{ V}, V_{DS} = 0 \text{ V}$,			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	$V_{gs} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHAR	ACTERISTICS (Note 2)			•			
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \mu\text{A}$		-0.5	-1.65	-3	V
			T _J = 125°C	-0.85		-2.6	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{gs} = -10 \text{ V}, I_{D} = -2 \text{ A}$			0.053	0.1	Ω
			T _J = 125°C		0.075	0.15	
		$V_{gs} = -4.5 \text{ V}, I_{D} = -2 \text{ A}$			0.08	0.16	
			T _J = 125°C		0.12	0.24	Ī
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		-20			Α
		$V_{GS} = -4.5, V_{DS} = -5V$		-5			
g _{FS}	Forward Transconductance	$V_{DS} = -15 \text{ V}, I_{D} = -4.3 \text{ A}$			9		S
DYNAMIC	CHARACTERISTICS					•	
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$			1425		pF
C _{oss}	Output Capacitance				850		pF
C _{rss}	Reverse Transfer Capacitance				430		pF
SWITCHI	NG CHARACTERISTICS (Note 2)						
t _{D(on)}	Turn - On Delay Time	$V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$ $V_{GEN} = -10 \text{ V}, R_{GEN} = 6 \Omega$			17	30	ns
t,	Turn - On Rise Time				24	80	ns
t _{D(off)}	Turn - Off Delay Time				56	200	ns
t,	Turn - Off Fall Time				30	200	ns
Q_g	Total Gate Charge	$V_{DS} = -10 \text{ V},$ $I_{D} = -4.3 \text{ A}, V_{GS} = -10 \text{ V}$				40	nC
Q_{gs}	Gate-Source Charge					5	nC
Q_{gd}	Gate-Drain Charge					25	nC

Electrical Characteristics (T _A = 25°C unless otherwise noted)								
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS								
I _s	Maximum Continuous Drain-Source Diode Forward Current				-2.2	Α		
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -1.25 A (Note 2)		-0.78	-1.6	V		
t _{rr}	Reverse Recovery Time	$V_{GS} = 0V$, $I_F = -1.25$ A, $dI_F/dt = 100$ A/ μ s		80		ns		


Notes


1. R_{BA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BA} is guaranteed by design while R_{BCA} is determined by the user's board design.


$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CO}(t)} = I_D^2(t) \times R_{DS(ON) \cdot \Theta TJ}$$

Typical R_{BIA} using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 50°C/W when mounted on a 1 in² pad of 2oz cpper.
- b. 105°C/W when mounted on a 0.04 in² pad of 2oz cpper.
- c. 125°C/W when mounted on a 0.006 in² pad of 2oz cpper.







Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit.




Figure 12. Switching Waveforms.

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.

Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.