Verilog RTL programming self-learning text material

# Logic Design Workshop

# Verilog RTL programming practice

Mar. 2012

v2r04

Dr. Keijiro Hayashi

This text material covers the very basics of Verilog RTL programming.

You will be able to write RTL code by yourself after you finish this text material.

However, while you study basics of what RTL is and how to write RTL code through this text material, you must read "Logic Design Workshop part I" to review your understandings are correct and to know details about Verilog RTL design.

Do not think that you have got enough knowledge to design logics in RTL before you completed "Logic Design Workshop part I".

Throughout this text material



and



mean good and recommended.



means not recommended but allowed in certain cases.



means bad/wrong and must not be used.

# RTL programming practice

\_\_\_\_\_ Index \_\_\_\_\_

#### 1. Verilog RTL

- 1.1. What is RTL
- 1.2. Simulation and synthesis
- 1.3. RTL source code structure

#### 2. Generate arbitrary signal and observe it

Exercise 2.1 1-bit waveform and initial

Exercise 2.2 Procedure and racing

Exercise 2.3 Vector waveform and initial

Exercise 2.4 Repeated waveform and always

Exercise 2.5 Repeated waveform and task

Exercise 2.6 How to use implicit event

Exercise 2.7 How to use named event

Exercise 2.8 Observe signals periodically

Exercise 2.9 Signals synchronized to clock

Exercise 2.10 Clock and signal timing

#### 3. Combinational logic and test bench

Exercise 3.1 All-in-one module for testing 4-bit AND

Exercise 3.2 Test bench and target module

Exercise 3.3 Using two instances of one module

Exercise 3.4 How to use function

Exercise 3.5 Parameterize bit width

Exercise 3.6 Assign for combinational logic

Exercise 3.7 Always for combinational logic

Exercise 3.8 Sign bit and Concatenating operator

Exercise 3.9 Missing case item and latching

Exercise 3.10 Compare signed data in Verilog1995

Exercise 3.11 Arithmetic operation in Verilog1995

Exercise 3.12 Test bench and coverage

# RTL programming practice

\_\_\_\_\_ Index \_\_\_\_\_

#### 4. Flip-flops and sequential logic

Exercise 4.1 Sequential lamps

Exercise 4.2 Counter with limiter

Exercise 4.3 Up down counter and STT

Exercise 4.4 Sequential accumulator with overflow checker

Exercise 4.5 Automatic test bench

Exercise 4.6 Serial bit pattern detector

Exercise 4.7 Data change range checker

Exercise 4.8 One byte data buffer

Exercise 4.9 Average of sequential four 4-bit data

Exercise 4.10 6-stage bound flasher

#### 5. RTL coding style suitable for optimization

Exercise 5.1 For-loop and if statement

Exercise 5.2 On-bit-block counter

#### 6. Advanced exercises

Exercise 6.1 Snake game

Exercise 6.2 LRU algorithm

Exercise 6.3 Two ring flasher


Exercise 6.4 Elevator

Exercise 6.5 Asynchronous data transfer

Exercise 6.6 Cyclic FIFO buffer

# Chapter 1. Verilog RTL

#### 1.1. What is RTL




In RTL design, registers ( usually they are flip-flops ) and combinational logic are two major logic elements.

You have to describe them explicitly by using Verilog programming language.


The description must be written in a module as shown on the next page.

RTL: Register Transfer Level

FF: Flip-Flop



# 1.2. Simulation and synthesis



A file containing modules can be an input to an RTL simulator.

In general it is recommended to use a file name "abcd.v" for a file whose contents is a module named "abcd". If there are several modules in one file, use the module name appearing at the top of the file.


There is no concept such as "main program in C language". A simulator can automatically find out which module to execute first.

EDA: Electronic Design Automation

To run a Verilog simulation, input the file abcd.v to an RTL simulator.

# Verilog RTL source file

In Renesas developing environment;




VCS: Verilog simulator made by Synopsys


# RTL programming rules


- (1) Give everything a meaningful name. Do not give name such as temp1, temp2, ,,, ST1, ST2,,,, etc. Use names such as mem\_rd\_strb.
- (2) If a module in a file has a name abcd, the file name must be abcd.v. If there are several modules in a file, name the file using the module's name which appears at the top of the file.
- (3) Do not append version/revision number to a module name. Version/revision number can be given in a file name.

Example; module name abcd, file name abcd\_v1r3.v

We can use compiler directive, `include, where ` is a grave accent, to incorporate other files as shown below.








### 1.3. RTL source code structure

An RTL source code consists of sequence of tokens.

Format: free format

Position has no meaning.


Sequence matters.



The types of lexical tokens:


Identifier, comment, space, numbers, etc.

Type	description	comment
White space	Characters for spaces, tabs, newlines, and formfeeds. These characters shall be ignored except when they serve to separate other lexical tokens.	Blanks and tabs shall be considered significant characters in strings.



This sentence can be disintegrated into abcd, =, efg, +, hij, and ; using lexical tokens, =, +, and ;.

For this line, spaces are not needed to separate abcd, efg, and hij.



Туре	description	comment
Comment	A one-line comment shall start with the two characters // and end with a newline. A block comment shall start with /* and end with */. Block comments shall not be nested.	Do not use a block comment.


/\* do not use this block comment because it is not clear that this line is a comment or not

\*/

// this is comment line
// use one-line comment is recommended
// because it is very clear that this line is a comment

Type	description	comment
Operator	Perform specific manipulation over the operand(s).	Operators are single-, double-, or triple-character sequences.

Туре	description	comment
Number	Constant numbers can be specified as integer constants or real constants.	



Type	description	comment
String	A string is a sequence of characters enclosed by double quotes (" ") and contained on a single line.	Strings used as operands shall be treated as unsigned integer constants represented by a sequence of 8-bit ASCII values.

"abcd efg" ← OK

"abcd ← NG efg"

Use ¥n as shown below if you want to make it appear as two lines.

"abcd ¥n efg"

Note:  $\forall$  is the same to back slash(  $\setminus$  ).


 $sig_y = sig_w + "ab"$ ;



 $sig_y = sig_w + 16'h6162;$ 

ASCII: American Standard Code for Information Interchange

Type	description	comment
Identifier	An identifier is used to give an object a unique name so it can be referenced. An identifier is either a simple identifier or an escaped identifier. A simple identifier shall be any sequence of letters, digits, dollar signs (\$), and underscore characters (_).	The first character of a simple identifier shall not be a digit or \$; it can be a letter or an underscore. Identifiers shall be case sensitive.



# About escape

Do not use escaped identifier.

abcd+efgh ← This can not be an identifier because "+" is a Verilog keyword.

\abcd+efgh \tag{This can be an identifier because escape character is attached at the beginning.

The signal named abcd+efgh is equal to abcd + efgh.



This is a signal named abcd+efgh=abcd+efgh; .

Туре	description	comment
Keyword	Keywords are predefined nonescaped identifiers that are used to define the language constructs.	A Verilog HDL keyword preceded by an escape character is not interpreted as a keyword.

Keywords are shown on the next page.


They are reserved to define the language constructs therefore we can not use them in the other context than they are supposed to be used.


```
Verilog2001 (keywords)
 always, and, assign, automatic,
 begin, buf, bufif0, bufif1,
 case, casex, casez, cell, cmos, config,
 deassign, default, defparam, design, disable,
 edge, else, end, endcase, endconfig, endfunction, endgenerate, endmodule,
 endprimitive, endspecify, endtable, endtask, event,
 for, force, forever, fork, function,
 generate, genvar,
 highz0, highz1,
 if, ifnone, incdir, include, initial, inout, input, instance, integer,
 join, large,
 liblist, library, localparam,
 macromodule, medium, module,
 nand, negedge, nmos, nor, noshowcancelled, not, notif0, notif1,
 or, output,
 parameter, pmos, posedge, primitive, pull0, pull1, pulldown, pullup,
 pulsestyle onevent, pulsestyle ondetect,
 rcmos, real, realtime, reg, release, repeat, rnmos, rpmos, rtran, rtranif0, rtranif1,
 scalared, showcancelled, signed, small, specify, specparam,
 strong0, strong1, supply0, supply1,
 table, task, time, tran, tranif0, tranif1, tri, tri0, tri1, triand, trior, trireg,
 unsigned, use, uwire,
 vectored.
 wait, wand, weak0, weak1, while, wire, wor,
 xnor, xor
```

# RTL programming rules

- (1) Do not use tab for indentation. Use 2 spaces for indentation.
- (2) Write header information to show general description of the module, author name, creation date, updated date and reasons, etc.
- (3) Give comments using one line comment ( // ) so that other engineers can easily understand the code.
- (4) Write a related code lines in one place. Do not scatter them in different places.

Tab settings are different from PC to PC. Even if your code using tabs looks beautiful in you PC, it may be very hard to see in other's PC.





# RTL programming rules

assign, function, task, always, and initial can go to any place in a module but the following places are not allowed.

- (1) procedures can not be declared in a procedure,
- (2) modules can not be instanciated in a procedure,
- (3) continuous assign, except procedural continuous assign, must not appear in procedures.



```
always ,,,, begin

function xxx;
endfunction
end
```

```
always ,,,, begin

m_abc m_abc_01( ,,, );

end
```

```
function xxx;

m_abc m_abc_01(,,,);

endfunction
```


```
function xxx;

assign ,,,,,;

endfunction
```

```
task xxx ;

always ,,,, begin end
end
endtask
```



```
initial ,,,, begin

m_abc m_abc_02( ,,, );
end
```

```
module ,,,, ;

module xxx;
endmodule
endmodule
```

# Chapter 2. Generate arbitrary signal and observe it

To verify Verilog RTL code using an RTL simulator, we need to input signals to the module under test and observe the output of the module to check if the code works correctly.

In this chapter, we will learn how to write RTL code to generate arbitrary signals and techniques to observe those signals. We do not care if the code is synthesizable or not because it does not go into silicon.

Verilog world has only 1 and 0 (and Hi-z) therefore we can not generate a waveform shown in Fig.1. We can only generate a wave form shown in Fig. 2.





Fig.1 Waveform unable to generate

Fig.2 Waveform possible to generate

Ex 2-1. 1-bit waveform and initial: Write a logic block to generate and observe a signal (sig\_a) of which waveform is shown below.



To create a signal which does not repeat the same pattern, we can use initial construct which is executed only once by a simulator. To observe signals and display the values of them on a terminal, we can use a system task \$monitor. It watches signals once it is activated, and if any change of watching signals are detected, it output message onto a terminal screen.

To set initial values, we can use "initial construct" as below. In RTL simulation, an initial construct is executed only once at time 0. And if there are several initial constructs, they are all executed at time 0.


```
initial sig_a = 0; // in_a becomes 0 at time 0 initial sig_b = 1; // in_b becomes 1 at time 0 Executed only once at time 0.

The value of sig_a, before it is given the value 0, is x (unknown).
```

By using delay, specified by #, we can delay the execution of the assignment as below;

```
initial #10 sig_a = 0; // in_a becomes 0 at time 10 initial #20 sig_b = 1; // in_b becomes 1 at time 20
```

By 6 initial constructs shown below, a simulator will generate a wave form of sig\_a.



Because initial constructs are all executed at time 0, two code blocks below will create the same wave form of sig\_a.

```
initial sig_a = 0;
initial #500 sig_a = 1;
initial #1500 sig_a = 0;
initial #2250 sig_a = 1;
initial #2500 sig_a = 0;
initial #3000 sig_a = 1;
```



```
initial #2500 sig_a = 0;
initial sig_a = 0;
initial #3000 sig_a = 1;
initial #500 sig_a = 1;
initial #2250 sig_a = 1;
initial #1500 sig_a = 0;
```

However, the above sequences of initial constructs are not easy to understand what is done as a whole.

Using begin end block, sequential block, is suitable to show which is executed after which because in a sequential block all sentences are executed in serial.

The code block on the left can be written as the code block on the right by using begin end block, sequential block. Note the difference of delay times.

sig a = 0initial initial  $#500 \text{ sig}_a = 1$ ; initial  $#1500 \operatorname{sig}_a = 0$ ; initial #2250 sig a = 1; initial  $#2500 \operatorname{sig}_a = 0$ ; initial #3000 sig a = 1;






Do not use a programming style on the left. The right one is a common style.


```
initial begin
        sig_a = 0;
 #500 \text{ sig } a = 1;
 #1000 sig_a = 0;
 #750 sig_a = 1;
 #250 \text{ sig } a = 0;
 #500 sig_a = 1;
end
```

Sentences in a sequential block are executed one by one. A sentence is executed only after the preceding sentence completed.



To observe values, we can use "\$monior system task" as below.

After invoked, \$monitor keep watching these signals. Whenever there is a change, it outputs a message on a terminal window.



### An example:

A system function to return simulation time.

# RTL programming rules

- (1) Only variable data type is allowed as LHS, Left Hans Side, in a procedure. Variable data type can be declared by reg keyword.
- (2) Initial construct is a procedure (\*1). Therefore the rule says "sig\_a must be declared by reg keyword.

```
initial begin

sig_a = 0;

#500 sig_a = 1;

#1000 sig_a = 0;

#750 sig_a = 1;


#250 sig_a = 0;

#500 sig_a = 1;

end
```

\*1: In Verilog, there are 4 procedures. They are initial construct, always construct, function, and task.

Items written on the Left Hand Side, LHS, of procedural assignment must be declared as reg or integer as below;



Ex 2-2. Procedure and racing: Run the following two sequence of initial constructs and see the difference of the results. (Racing and "must not do" in RTL programming)

Initial construct and always construct are called "procedure" in Verilog. When there are several procedures in a simulation target, depending on tools or tool vendors, which procedure shall be executed first is different. Verilog standard does not define any rule for the execution order. Therefore, the code block above has "racing" problem.

Use 'define compiler directive to write two alternative source code blocks in one file.

The result shall be different depending on `define CASE1 is written in the source code or not;

Note the difference. This is called racing.

and

Depending on which initial is written first, the results are different.

This means that the same code may have different result if use a tool from a different vendors.




Racing problem

```
module test racing;
  reg sig a;
initial begin
        sig a = 1;
 #500 sig a = 0;
end
initial begin
        sig_a = 0
 #500 \quad sig_a = 1
end
initial begin // observe sig_a
  $monitor ("t= %d, sig_a=%b",
              $stime, sig a);
  #1000:
  $finish;
end
endmodule
```

## RTL programming rules

(1) Do not write the same variable on LHS, Left Hand Side, of the different initial constructs to avoid possible racing problem. The same variable must not appear on LHS of other structured procedures.

The same variable, sig\_a, appearing in LHS of different initial constructs.




Write one variable in LHS of one initial construct.



initial begin sig\_a = 0; sig\_a = 1; #500 sig\_a = 1; sig\_a = 0; end


This will not cause a racing problem.




sig\_a will be given value 1 by the next sentence, therefore this may better be deleted.

sig\_a will be given value 0 by the next sentence, therefore this may better be deleted.


This is not a recommended coding style because it assign different values to the same variable at the same time.





initial begin sig\_a = 1; #500 sig\_a = 0; end Ex 2-3. Vector waveform and initial: Write a logic block to generate and observe an 8-bit signal ( sig\_w ) of which waveform is shown below.

Although the waveform shows transient time of change from 6 to 36, etc. RTL code does not have to take care of such transient ( zero delay simulation ). The signal may change from 6 to 36 at once, without any delay.



We can apply almost the same logic to the previous exercise. The only difference is the bit width of the signal. This time, the bit width is not 1 but 8.


one cycle

# RTL programming rules

(1) Multi-bit signal, vector, must declare its bit size by range specification. The range specification is given by [ MSB : LSB ] where MSB is a bit number of Most Significant Bit and LSB is that of Least Significant Bit.

If the bit width is 8, then declare the range by [7:0].

MSB: Most Significant Bit LSB: Least Significant Bit



```
`timescale 1ns/100ps
module arbit_8bit_sig;
reg [7:0] sig w; // non-FF, 8-bit signal
initial begin
        sig w = 6;
 #500 \text{ sig } w = 36;
 #1000 \text{ sig } w = 167;
 #750 sig_w = 0;
 #250 sig_w = 13;
                                    The result of
 #500 sig_w = 7;
                                    a simulation
end
initial begin
 $monitor("time=%d, sig_w=%d",
           $stime, sig w);
```

Coding example.


```
time= 0, sig_w= 6
time= 500, sig_w= 36
time= 1500, sig_w=167
time= 2250, sig_w= 0
time= 2500, sig_w= 13
time= 3000, sig_w= 7
Halted at location
**arbit_binary_sig.v(15) time
4000000 ps from call to $finish
```

file name: arbit\_8bit\_sig.v


end

endmodule

#4000 \$finish;



Ex 2-4. Repeated waveform and always: Write a logic block to generate and observe a clock signal (clk) of which waveform is shown below.



To generate repeating forever signal, we can use always construct which is activated at time 0 and run repeatedly by a simulator.

To do something repeatedly forever, we can use "always construct" as below. In RTL simulation, an always construct is executed at time 0 and repeated forever.

And if there are several always constructs, they are all executed at time 0.

always sig\_a = 0; // sig\_a is given value 0 at time 0 // and repeatedly given 0 forever.



This code will hang up a simulator.

By using delay, or wait, specified by @, we can use always construct without making a simulator hung-up.

# RTL programming rules

(1) # and @ are mandatory in always construct.

Because always construct is executed forever, there must be some delay or wait written in the always construct. If there is no delay or wait, a simulator program will hang up in infinite loop to execute the always construct and can do nothing else.


The code on the previous page is not convenient for changing the cycle time. It is recommended to use parameter for such may-be-changed-often value as shown below.

```
Coding example.
`timescale 1ns/100ps
module clk_sig_para ;
parameter HF_CYCL=500;
reg clk; // non-FF, clock signal
                                                time=
                                                             0. clk0
always begin
                                                          500, clk1
                                                time=
                                 The result of
 clk = 0; #HF_CYCL;
                                                time=
                                                       1000, clk0
                                 a simulation
 clk = 1; #HF CYCL;
                                                time=
                                                        1500, clk1
                                                time=
                                                         2000, clk0
end
                                                time= 2500. clk1
initial begin
                                                time= 3000, clk0
 $monitor("time=%d, clk=%b", $stime, clk);
                                                         3500. clk1
                                                time=
 #(HF_CYCL*10) $finish;
                                                time=
                                                         4000, clk0
end
                                                time=
                                                         4500. clk1
endmodule
                                                Halted at location
                                                **clk_sig_para.v(11) time
                                                5000000 ps from call to $finish.
```


file name: clk\_sig\_para.v

Run with different parameter values.


Ex 2-5. Repeated waveform and task: Write a logic block to generate and observe a signal ( sig\_a ) of which waveform is shown below.



Repeating the same pattern from time 0, 7000, and 11500.



To generate the same pattern repeatedly, it is recommended to define and use a task which generates a basic pattern to be repeated. First, let's think how to generate the wave form which is repeated 3 times.



The above can be generated by the initial construct shown on the right as we already studied in Ex. 2-1.

```
initial begin

sig_a = 0;

#500 sig_a = 1;


#1000 sig_a = 0;

#750 sig_a = 1;

#250 sig_a = 0;

#500 sig_a = 1;

end
```




## RTL programming rules

- (1) A task is executed only when it is invoked.
- (2) To invoke a task, write the task name in a procedure as shown below.
- (3) If LHS in a task is not declared as output argument, then assigning any value to LHS is effective at the time of the assignment.
- (4) If LHS in a task is declared as output argument, then only the last assignment is effective.

```
a procedure

task_name;  A task, task_name, is executed when this sentence is executed.

end procedure
task task_name;
endtask
```




#### The result of a simulation


```
time=
             0, sig_a=0
           500, sig_a=1
time=
         1500, sig_a=0
time=
         2250, sig_a=1
time=
         2500, sig_a=0
time=
         3000, sig_a=1
time=
        7000, sig_a=0
time=
         7500, sig_a=1
time=
         8500, sig_a=0
time=
         9250, sig_a=1
time=
         9500, sig_a=0
time=
        10000, sig_a=1
time=
        11500, sig_a=0
12000, sig_a=1
time=
time=
        13000, sig_a=0
time=
        13750, sig_a=1
time=
        14000, sig_a=0
time=
        14500, sig_a=1
time=
Halted at location **rept_sig.v(12) time 20000000 ps from call to $finish.
```

Ex 2-6. How to use implicit event: Write a logic block to generate and observe signals (sig\_a and sig\_trig) of which waveforms are shown below. sig\_a's change must be triggered by the change of sig\_trig.

sig\_a changes every time sig\_trig changes. Whenever sit\_trig changes, except at time 0, sig\_a starts to change as defined by the task, wave\_ptrn, in the previous exercise.



Signal's value change causes change value event in Verilog. It is called an implicit event, and can be used to synchronize procedures. To catch a timing such as sig\_trig's change, we can use @( sig\_trig ).



A process to generate sig\_trig

```
initial begin

sig_trig = 0;

#1200 sig_trig = 1;

#7000 sig_trig = 0;

#4000 sig_trig = 1;

#5000 $finish;

end
```

This delay is needed to avoid catching sig\_trig's change from unknown value x to 0 at time 0.

A process to generate sig\_a

```
initial begin

sig_a = 1; // 1 at start time

#1 @ (sig_trig) wave_ptrn;

@ (sig_trig) wave_ptrn;

@ (sig_trig) wave_ptrn;

end
```



Each time sig\_trig changes, the task, wave\_ptrn, is invoked.

The total module can be written as shown on the next page.

```
`timescale 1ns/100ps
module rept sig evnt;
reg sig_a, sig_trig; // non-FF
initial begin
 $monitor("time=%d, sig_a=%b",
           $stime, sig a);
end
initial begin
 sig_a = 1; // 1 at start time
 #1 @ (sig_trig) wave_ptrn;
     @ (sig_trig) wave_ptrn;
     @ (sig_trig) wave_ptrn;
end
initial begin
        sig_trig = 0;
 #1200 sig_trig = 1;
 #7000 sig_trig = 0;
 #4000 \text{ sig trig} = 1;
 #5000 $finish;
end
```

Coding example.

file name: rept\_sig\_evnt.v

## Different coding (1)

We can use @, meaning wait, in a task. Therefore, we can modify the code as below.

```
Take @(sig_trin) out
                of the initial construct
                and put it into the task.
                                          task wave ptrn;
                                          begin
initial begin
                                           @ (sig_trig) sig_a = 0;
 sig_a = 1; // 1 at start time
                                           #500 sig_a = 1;
 #1 (sig_trig) wave_ptrn;
                                           #1000 sig_a = 0;
    @ (sig_trig) wave_ptrn ;
                                           #750 sig_a = 1;
     @ (sig_trig) wave_ptrn ;
                                           #250 sig_a = 0;
end
                                           #500 \text{ sig } a = 1;
                                          end
                                          endtask
```


### Different coding (2)

For this exercise, the wave pattern starting trigger is always the same, change of sig\_trig, therefore we do not have to use a task, but can use initial construct and forever as shown on the right below.


```
initial begin
 sig_a = 1; // on at start time
 #1 @ (sig_trig) wave_ptrn;
     @ (sig_trig) wave_ptrn;
     @ (sig_trig) wave_ptrn;
end
task wave ptrn;
begin
        sig a = 0;
 #500 sig_a = 1;
 #1000 sig_a = 0;
 #750 \text{ sig } a = 1;
 #250 \text{ sig } a = 0;
 #500 \text{ sig } a = 1;
end
endtask
```

```
initial begin
 sig a = 1;
 forever begin
 #1 @(sig_trig) begin
           sig_a = 0;
    #500 sig_a = 1;
    #1000 sig_a = 0;
                           This part is
    #750 sig_a = 1; \rightarrow repeated
                           forever.
    #250 \text{ sig } a = 0;
    #500 sig_a = 1;
  end
 end
end
This is not a recommended style.
```

Task is very suitable to describe signal change which follows the same pattern or a protocol, therefore, it is very often used to model bus, peripheral, CPU and others. Ex 2-7. How to use named event: Design a task named prot\_1 which can create the output data pattern shown below. The task must have 3 input arguments and they are assigned to sig\_a. For the first 2 cycles the first argument, in\_1, must be assigned to sig\_a, for the next 1 cycle the second argument, in\_2, must be assigned to sig\_a, and for the cycles after 3 cycles the third argument, in\_3, must be assigned to sig\_a.



We can generate named event by using Verilog opreator "->". To generate a named event we can use -> event\_name and to catch it we can use @( event\_name ).



This logic can be programmed as shown in the middle of the next page.

Now, write a test bench and check how task works.

```
module test_prot_1;
parameter CYCL = 10;
reg [3:0] sig_a;
event trig_event;
              input arguments
initial begin
prot_1((1, 3, 2));
prot 1(7, 0, 4);
prot_1(5, 6, 3);
end
initial begin
# CYCL -> trig_event;
#(CYCL*15) -> trig_event;
#(CYCL*20) <> trig_event;
#(CYCL*10) $finish;
end
```

"->" is a Verilog operator to generate an event.

```
initial begin
 $monitor("t=%d, sig a=%d",
   $stime, sig a);
end
task prot 1;
input [3:0] in_1, in_2, in_3
begin
@ ( trig_event );
sig a = in 1;
#(CYCL * 2);
sig_a = in_2;
#(CYCL * 1);
sig a = in 3;
end
endtask
endmodule
```

file name: test prot 1.v

Now, write a test bench and check how task works.

### A sample result

```
t= 0, sig_a= x
t= 10, sig_a= 1
t= 30, sig_a= 3
t= 40, sig_a= 2
t= 160, sig_a= 7
t= 180, sig_a= 0
t= 190, sig_a= 4
t= 360, sig_a= 5
t= 380, sig_a= 6
t= 390, sig_a= 3
Halted at location **test_pr
```

Next, rewrite the file so that the task has output arguments.


```
module test prot 1;
parameter CYCL = 10;
reg [3:0] sig a;
event trig event;
initial begin
prot_1(1, 3, 2, sig_a);
prot_1(7, 0, 4, sig_a);
prot 1(5, 6, 3, sig a);
end
initial begin
# CYCL -> trig_event;
#(CYCL*15) -> trig event;
#(CYCL*20) -> trig event;
#(CYCL*10) $finish;
end
initial begin
$monitor("t=%d, sig a=%d",
   $stime, sig_a );
end
```

```
task prot 1;
input [3:0] in_1, in_2, in_3;
output [3:0] sig_out;
reg [3:0] sig out;
begin
@ (trig_event);
sig_out = in_1;
#(CYCL * 2);
sig_out = in_2;
#(CYCL * 1);
sig_out = in 3;
end
endtask
endmodule
```

file name: test prot 1 ng.v

Now, run this file and check the result.


#### former result



If a task has output argument, assigning any values to the output arguments becomes effective when endask is executed. Therefore, only the last assignment in the task is effective. In this example, only "sig\_out = in\_3;" is effective because it is the last assignment in the task.

Ex 2-8. Observe signals periodically: Write a logic block to observe a 8-bit signal ( sig\_w ) which can be generated by the logic block of Ex2-3 at every clock rise time.

Use the same logic in Ex2-3 to create sig\_w.



We can use @(posedge clk) to catch a clock rise event. To observe signals at specific timing, we have to invoke a system task \$strobe at such specific timing.

We can use various style as shown below to observe signals at clock rise time.

```
initial begin

@(posedge clk )$strobe( ,,,,, );

@(posedge clk )$strobe( ,,,,, );

"""

This style is applicable only for limited times of observation.
```

```
initial begin
forever begin
@(posedge clk )$strobe( ,,, );
end
end
```


```
always begin
@(posedge clk) begin
$strobe( ,,, );
end
end
```

Recommended style



```
always @ ( posedge clk ) begin
$strobe( ,,, );
end
```

The syntax of \$strobe is the same to that of \$monitor.




#### example:

This sentence may output the following message on the terminal when it is invoked, not when in\_a, in\_b, or out\_y change.

```
Verilog RTL Self-learning text material
                                                  140. sig w = 6
                                         t=
                                                  420, sig_w = 6
                                         t=
`timescale 1ns/100ps
                                         t=
                                                  700. sig w= 36
module obsrv_at_clk_rise ;
                                                  980, sig_w= 36
                                         t=
parameter HF CYCL=140;
                                         t=
                                                 1260, sig_w= 36
reg clk; // non-FF, clock
                                         t=
                                                 1540, sig_w=167
reg [7:0] sig_w; // non-FF
                                         t=
                                                 1820, sig_w=167
always @ (posedge clk) begin
                                         t=
                                                 2100, sig_w=167
 strobe("t=\%d, sig w=\%d",
                                         t=
                                                 2380, sig_w= 0
          $stime, sig_w );
                                         t=
                                                 2660, sig_w = 13
                                         t=
                                                 2940, sig_w = 13
end
                           The result of
                                         t=
                                                 3220, sig_w= 7
                           a simulation
                                         t=
                                                 3500, sig_w= 7
initial begin
                                         Halted at location
       sig w = 6:
                                         **obsrv at clk rise.v(18) time
 #500 \text{ sig } w = 36;
 #1000 sig_w = 167;
                                 always begin
 #750 \text{ sig } w = 0;
                                  clk = 0; #HF CYCL;
 #250 \text{ sig } w = 13;
                                  clk = 1; #HF CYCL;
 #500 sig_w = 7;
                                 end
 #700 $finish;
end
                                 endmodule
                                  file name: obsrv at clk rise.v
```

Ex 2-9. Signals synchronized to clock: Write a logic block to generate a 4-bit signal (syn\_sig\_a) of which waveform is shown below. The change of the signal is triggered by fall edges of clk.

In synchronous design, input signals must be stable at clock rise time. A logic block designed in this exercise can be used to generate input signals for debugging a synchronous system.



We can catch a fall edge event by using @(negedge clk) and use it to trigger syn\_sig\_a's change.

```
`timescale 1ns/100ps
module gen_syn_sig ;
parameter HF CYCL=50;
reg clk; // non-FF, clock
                               The result of
reg [7:0] syn_sig_a; // non-FF
                               a simulation
initial begin
 $monitor("time=%d, clk=%b, sig a=%d",
          $stime, clk, syn sig a);
end
initial begin
           syn_sig_a = 6; #1;
@(negedge clk) syn_sig_a = 4;
@(negedge clk) syn_sig_a = 3;
@(negedge clk) syn_sig_a = 0;
@(negedge clk) syn_sig_a = 5;
@(negedge clk) syn sig a = 1;
#(HF_CYCL*2) $finish;
end
```

```
time=
           0, clk=0, sig a= 6
time=
        50, clk=1, sig_a= 6
         100, clk=0, sig a= 4
time=
         150, clk=1, sig a= 4
time=
         200, clk=0, sig_a= 3
time=
         250, clk=1, sig a= 3
time=
         300, clk=0, sig a= 0
time=
         350, clk=1, sig_a= 0
time=
         400, clk=0, sig_a= 5
time=
         450, clk=1, sig_a= 5
time=
time=
         500, clk=0, sig a= 1
         550, clk=1, sig_a= 1
time=
Halted at location
**gen_syn_sig.v(17) time
600000 ps from call to $finish.
```

```
always begin

clk = 0; #HF_CYCL;


clk = 1; #HF_CYCL;

end

endmodule
```

file name: gen\_syn\_sig.v

Ex 2-10. Clock and signal timing: Write a logic block to generate test input signals shown below for DFF, D-type flip-flop, with synchronous active low reset.



```
Use the following parameters.

parameter QTR_CYCL = 20;

parameter HF_CYCL = QTR_CYCL * 2;
```

```
module test dff;
parameter QTR_CYCL = 5;
parameter HF_CYCL = QTR_CYCL * 2;
reg clk, syn rst n; // non-FF
reg d; // non-FF
wire q;
// connect signals to shifter
dff syn rst dff syn rst 01(.clk(clk), .syn rst n(syn rst n),
            .d(d), .q(q));
// connection end
always begin // clock generator
  clk = 1'b0; # HF CYCL;
  clk = 1'b1; # HF CYCL;
end
initial begin
 $monitor ("t= %d, clk=%b, syn rst n=%b, d=%b, q=%b",
               $stime, clk, syn rst n, d, q);
end
```

```
module dff syn rst (clk, syn rst n,
                   d, q);
parameter FF DLY = 1;
input clk, syn rst n;
input d ;
output q;
wire clk, syn_rst_n, d;
reg q; // FF
always @ (posedge clk)
begin
  if (syn rst n == 1'b0) begin
     q <=#FF DLY 1'b0;
  end
  else begin
      q <=#FF DLY d;
   end
end
endmodule
```


Write this code block right after endmodule source line of module test dff.

Insert source code lines for module dff\_syn\_rst here.

# Chapter 3. Combinational logic and test bench

A combinational logic block does not have any memory elements in it. It can be created by connecting simple AND, OR, NOT, EOR, etc.

A target module; must be synthesizable




May not be synthesizable

Ex 3-1. All-in-one module for testing 4-bit AND: Write a module which has a 4-bit AND gate and logic blocks to generate in\_a and in\_b and to observe out\_c to test the AND gate.

We can define out\_c as an output of AND gate by using a continuous assignment such as "assign out\_c = in\_a & in\_b;". in\_a and in\_b can be generated by using initial construct. To observe out\_c, use \$strobe system task.

#### RTL programming rules

- (1) An output of combinational logic gate can be given by using continuous assign statement.
- (2) A continuous assign must start with assign key word.
- (3) The data type of an LHS of a continuous assign must be net data type. Net data type is declared by using wire keyword.



Unlike a procedural assignment used in a structured procedures, continuous assign is executed whenever its RHS, Right Hand Side, change the value. If in\_a or in\_b is changed, out\_c is given the new value evaluated by the new value of in a and in b.

Creating the input signals and observing the output can be done by the following initial construct.

→ Set 4'b1100 to in\_b at time 0.

Show the values on a terminal right after in\_b is given the value 1100.

This is not a good programming style. Use one initial construct for one LHS variable.

```
module and gate wo input;
reg [3:0] in_a, in_b; // non-FF
                                                                                                                                                                  Note that this module has no
wire [3:0] out_c;
                                                                                                                                                                 input port nor output port. in_a
                                                                                                                                                                 and in b are inputs to the AND
                                                                                                                                                                 gate defined in this module, but
// logic start
                                                                                                                                                                 they are not the inputs to this
assign out_c[3:0] = in_a[3:0] & in_b[3:0];
                                                                                                                                                                 module. out c is the output of
                                                                                                                                                                 the AND gate, but it is not an
initial begin
                                                                                                                                                                 output of this module which is
                in b[3:0] = 4'b1100;
                                                                                                                                                                 going out of this module.
     strobe("time1=\%d, in a=\%b, in b=\%b, i
                                                                                                                                                                  Therefore, no input port nor
                                              $stime, in a, in b, out c);
                                                                                                                                                                 output port for this module is
#10 in a[3:0] = 4'b0101;
                                                                                                                                                                 needed.
     $strobe("time2=%d, in a=%b, in b=%b, out c=%b,
                                             $stime, in_a, in_b, out_c );
#10 in b[3:0] = 4'b11111;
     $strobe("time3=%d, in a=%b, in b=%b, out c=%b",
                                             $stime, in a, in b, out c);
#10 $finish;
end
```

endmodule

Now create this file in your PC and run it to see the result.


file name: and gate wo input v0.v

```
Verilog RTL Self-learning text material
A sample result
 time1=
              0, in_a=xxxx, in_b=1100, out_c=xx00 <
             10, in_a=0101, in_b=1100, out_c=0100 ←
 time2=
             20) in_a=0<mark>1</mark>01, in_b≠1111, out_c=0101 ◆
 time3=
        initial begin
            in b[3:0] = 4'b1100
         $strobe("time1=%d, in_a=%b, in_b=%b, out_c=%b",
                    $stime in a, in b, out c );
        #10 in a[3:0] = 4'b0101;
         $strobe("time2=%d, in a=%b, in b=%b, out c=%b",
                    $stime, in_a, in_b, out_c);
        #10)in_b[3:0] = 4'b1111 ;
         $strobe("time3=%d, in_a=%b, in_b=%b, out_c=%b",
                    $stime, in a, in b, out c);
        #10 $finish;
        end
```

```
initial begin
                                 in_b[3:0] = 4'b1100;
                              $strobe("time1=%d, in a=%b, in b=%b, out c=%b",
                                         $stime, in_a, in_b, out_c );
                             #10 in a[3:0] = 4'b0101;
          using $strobe
                              $strobe("time2=%d, in a=%b, in b=%b, out c=%b",
                                         $stime, in a, in b, out c);
                             #10 in b[3:0] = 4'b11111;
                              $strobe("time3=%d, in a=%b, in b=%b, out c=%b",
                                         $stime, in_a, in_b, out_c );
                             #10 $finish;
                             end
We can use $monitor
system task to
observe signals.
                             initial begin
                                                               This is not a good
                                 in_b[3:0] = 4'b1100;
                                                               programming style.
                                                               Use one initial
                             #10 in a[3:0] = 4'b0101
                                                               construct for one
                             #10 \text{ in\_b}[3:0] = 4'b11111;
                                                               LHS variable.
                             #10 $finish;
                             end
                             initial begin
                              $monitor("time=%d, in a=%b, in b=%b, out c=%b",
        using $monitor
                                         $stime, in_a, in_b, out_c );
                             end
```

## RTL programming rules

(1) Use one initial construct for one LHS, Left Hand Side, variable. Do not write several variables on LHS of one initial construct.



Updating the file and \_gate\_wo\_input.v by using \$monitor system task and using one initial construct for one LHS variable will result in the following code block.

```
module and gate wo input;
reg [3:0] in_a, in_b;
wire [3:0] out c;
// logic start
assign out_c[3:0] = in_a[3:0] & in_b[3:0]; // (1)
initial begin
#10 \text{ in}_a[3:0] = 4'b0101;
end
                               Use one initial construct for one LHS
initial begin
    in b[3:0] = 4'b1100;
#20 in b[3:0] = 4b11111;
end
initial begin
$monitor("time=%d, in a=%b, in b=%b, out c=%b",
            $stime, in_a, in_b, out_c );
#30 $finish;
                                                    Run this file on your
end
                                                    PC and see yourself
endmodule
                                                    how it works.
         file name: and_gate_wo_input_v1.v
```

Ex 3-2. Test bench and target module: Disintegrate the logic block written in Ex 3-1 into a target module which must be implemented into silicon and test bench module which does not to into silicon.

module and gate wo input;

AND gate part

in\_a and in\_b generating part out\_c observing part

endmodule

file name: and\_gate\_wo\_input.v

module

AND gate part endmodule

module


in\_a and in\_b generating part
out\_c observing part

endmodule

Disintegrated modules are connected together by instanciating them and connecting them together by wires. Therefore, disintegrated modules must have input port and/or output ports.

## RTL programming rules

(1) The data type of an input port of a module must be net. Therefore signals appearing in the input port list must be declared by wire key word in data type declaration.



Output port can be either reg or wire.

### RTL programming rules

(1) A module port list must be written in a sequence of clock, reset, inputs and outputs.

```
module abcde( clk, rst, in_a, in_b, out_c, out_d );
input clk; // clock signal
input rst; // reset signal
input [3:0] in_a, in_b; // input signals
output [3:0] out_c; // output signal
endmodule
```

List up the ports in a sequence of; first clock signals, then reset signals, and then input signals, and lastly output signals.

First, pull out the target module from and\_gate\_wo\_input module.

```
module and gate wo input; reg [3:0] in a, in b; wire [3:0] out c;
```

This part must be the target block.

```
// logic start
assign out_c[3:0] = in_a[3:0] & in_b

initial begin
    in_b[3:0] = 4'b1100;
#10 in_a[3:0] = 4'b0101;
#10 in_b[3:0] = 4'b1111;
#10 $finish;
end
initial begin
$monitor("time=%d, in_a=%b, in_b
    $stime, in_a, in_b, out_
end
```

```
module and_gate( in_a, in_b, out_c );
input [3:0] in_a, in_b;
output [3:0] out_c;

wire [3:0] in_a, in_b;
wire [3:0] out_c;

// logic start
assign out_c[3:0] =
    in_a[3:0] & in_b[3:0]; // (1)
endmodule
```

endmodule

in\_a and in\_b must come from outside of this module and out\_c must go out of this module. Therefore, they must be declared as input and output ports

Next, extract test input and observe block which must not go into silicon.

```
module and_gate_wo
reg [3:0] in \overline{a}, in \overline{b};
wire [3:0] out c;
// logic start
assign out_c[3:0] = in
initial begin
     in b[3:0] = 4b11(
#10 \text{ in} a[3:0] = 4'b010
#10 \text{ in\_b[3:0]} = 4'b111'
#10 $finish;
end
initial begin
 $monitor("time=%d, i
              $stime, in
end
endmodule
```

```
module test_observe ( out_c, in_a, in_b );
```

\$monitor("time=%d, in\_a=%b, in\_b=%b, out\_c=%b",

\$stime, in\_a, in\_b, out\_c);

```
input [3:0] out_c;
output [3:0] in_a, in_b;

reg [3:0] in_a, in_b;
wire [3:0] out_c;

initial begin
    in_b[3:0] = 4'b1100;
#10 in_a[3:0] = 4'b0101;
#10 $finish;
end
```

initial begin

endmodule

end


Note that out\_c is an input, and in\_a and in\_b are outputs in this module, whereas in\_a and in\_b are inputs and out\_c is an output in the target module.

And also note that in\_a and in\_b are declared as register because procedural assignment is used to assign values to these signals.

Now the original module is disintegrated into and\_gate module and test\_observe module.

We need to connect these two together as shown below by introducing a new module, and gate top lvl.

```
and_gate
                                                                                output
                                                           test_observe
in a
                                                                               in a
                                                 input
                        out c
in b
                                                                               in_b
                                                   out c
module and gate(in a. in_b, out_c);
                                                      module test observe (out c, in a, in b);
input [3:0] in a, in b;
                                                      input [3:0] out c;
output [3:0] out c;
                                                      output [3:0] in a, in b;
wire [3:0] in a, in b;
                                                      reg [3:0] in a, in b;
wire [3:0] out c;
                                                      wire [3:0] out c;
// logic start
assign out c[3:0] =
                                                      initial begin
   in a[3:0] & in b[3:0]; // (1)
                                                          in b[3:0] = 4'b1100;
                                                      #10 in a[3:0] = 4'b0101;
endmodule
                                                      #10 in b[3:0] = 4b11111;
                                                      #10 $finish;
                                                      end
                                                      initial begin
                                                        $monitor("time=%d, in a=%b, in b=%b, out c=%b",
                                                                $stime, in a, in b, out_c);
                                                      end
                                                      endmodule
```



"and\_gate and\_gate\_01" means that the module and\_gate is incorporated in and\_gate\_top\_lvl module, and the instance is given the name "and\_gate\_01".

It is recommended to give the name to an instance such as "modulename\_01".

Instance is an object which goes into silicon. The same module can be incorporated into a module again and again. If it is incorporated 3 times, there must be three instances, one instance for one incorporation.

The connection among the two modules are done using "port connection by name" in the example above. ".in\_a" means the port name "in\_a". ".in\_a(in\_a)" means signal "in\_a" is connected to the port "in\_a".

Disintegrated modules can be in one file or in several files as shown in this slide or in the next slide.

```
module and gate top lvl;
                                               module connection
                                           endmodule
 endmodule
                                            `include "and_gate.v"
                                            `include "test_observe.v"
 module and_gate( ,,,, ) ;
                                           file name: and_gate_top_lvl.v
                                           module and_gate( ,,,, );
 endmodule
                                                Logic to by synthesized
 module test_observe( ,,, ) ;
                                            endmodule
                                             file name: and gate.v
 endmodule
                                           module test_observe( ,,, ) ;
                                                Logic for simulation
file name: and gate top lvl.v
                                           endmodule
                                           file name: test observe.v
```

module test\_and\_gate ; module connection module connection endmodule `include "and\_gate.v" Logic for simulation `include "test observe.v" file name: and gate top lvl.v endmodule `include "and\_gate.v" module and\_gate( ,,,, ); file name: test\_and\_gate.v Logic to by synthesized endmodule file name: and\_gate.v module and\_gate( ,,,, ) ; Logic to by synthesized module test observe( ,,, ); endmodule Logic for simulation file name: and\_gate.v endmodule file name: test\_observe.v

Now, create files for Exercise 3-2 by using the style shown on the right.

```
module and gate top lvl;
 wire [3:0] in a, in b;
                                                                   module test_and_gate;
 wire [3:0] out c:
 // module connection
 and gate and gate 01 (.in a(in a)..in b(in b),
                        .out c(out c));
                                                                         module connection
 test observe test observe 01 (.out c(out c),
                        .in a(in a). .in b(in b));
 endmodule
                                                                         Logic for simulation
module and gate(in a. in b, out c);
input [3:0] in a, in \overline{b};
output [3:0] out c:
                                                                   endmodule
wire [3:0] in a, in b;
wire [3:0] out c;
                                                                    include "and_gate.v"
// logic start
assign out c[3:0] = in_a[3:0] \& in_b[3:0]; // (1)
 endmodule
                                                                   file name: test_and_gate.v
module test observe (out c, in a, in b);
input [3:0] out c;
output [3:0] in a, in b;
                                                                   module and_gate( ,,,, );
reg [3:0] in_a, in_b;
wire [3:0] out c;
                                                                         Logic to by synthesized
initial begin
    in b[3:0] = 4'b1100;
                                                                    endmodule
#10 in a[3:0] = 4'b0101;
#10 in b[3:0] = 4'b11111;
                                                                   file name: and gate.v
#10 $finish;
end
initial begin
  $monitor("time=%d, in a=%b, in b=%b, out c=%b",
          $stime, in a, in b, out c);
end
endmodule
```

```
module and _gate( in _a. in _b, out _c );
input [3:0] in _a, in _b;
output [3:0] out _c;
wire [3:0] in _a, in _b;
wire [3:0] out _c;
// logic start
assign out _c[3:0] = in _a[3:0] & in _b[3:0]; // (1)
endmodule
```

#### file name: and\_gate.v

```
module test and gate;
reg [3:0] in_a, in_b; // inputs for AND gate
wire [3:0] out c; // output of AND gate
 and gate and gate_01 (.in_a(in_a), .in_b(in_b),
                         .out c(out c))
 initial begin
     in b[3:0] = 4'b1100;
#10 in a[3:0] = 4'b0101;
#10 in b[3:0] = 4'b11111;
#10 $finish;
 end
initial begin
   $monitor("time=%d, in a=%b, in b=%b, out c=%b",
           $stime, in_a, in_b, out c);
 end
 endmodule
'include "and gate.v"
```


file name: test\_and\_gate.v

Run this file and see the result yourself.

Ex 3-3. Using two instances of one module: Write a module equivalent to the gate shown below by using and gate.v file without changing any single character in the file.


In this exercise, we will learn how to use existing modules. Let's design 8-bit AND logic block by using 4-bit AND logic block, and gate.v which we designed in Ex 3-2.

Disintegrate 8-bit signals into two 4-bit signals and apply and gate module to each 4-bit signals.



and\_gate module can be used twice in the and\_gate\_byte module. Each of the and\_gate module used in and\_gate\_byte is called "instance".


There must be two instances, and \_gate\_01 and and \_gate\_02, because two and \_gate is needed to build 8-bit AND gate.



The wire connection among the two instances and the ports of and\_gate\_byte module are shown in this slide.


Upper 4-bit of the 8-bit input in\_a must go into and\_gate\_01 and the output of and\_gate\_01 must go into upper 4-bit of the 8-bit out\_c.

Lower 4-bit of the 8-bit input in\_a must go into and\_gate\_02 and the output of and\_gate\_02 must go into lower 4-bit of the 8-bit out\_c.



To identify a part of n-bit vector signal, such as upper 4-bit of 8-bit signal, we can use part selection of a vector as shown in this slide.

in\_b[7:4] means 4-bit signal consists of in\_b[7], in\_b[6], in\_b[5], and in\_b[4].



Now, write the module and \_gate\_byte and name the file and \_gate\_byte\_v0.v

```
module and gate byte (in a, in b, out c);
 input [7:0] in_a, in_b;
                                         The module and gate byte has 8-
 output[7:0] out c;
                                         bit ports because the target logic is
 wire [7:0] in a, in b;
                                         8-bit AND logic.
 wire [7:0] out c;
 // internal connecting wire
                                         "assign in_a_upper[3:0] = in_a[7:4];"
 wire [3:0] in_a_upper, in_a_lower;
                                         means that
 wire [3:0] in_b_upper, in_b_lower;
                                         in a[7] is assigned to in a upper[3],
 wire [3:0] out_c_upper, out_c_lower;
                                         in_a[6] to in_a_upper[2],
 // separate byte to upper and lower
                                         in_a[5] to in_a_upper[1], and
 assign in_a_upper[3:0] = in_a[7:4];
                                         in_a[4] to in_a_upper[0].
 assign in a lower[3:0] = in a[3:0];
 assign in_b_upper[3:0] = in_b[7:4];
 assign in_b_lower[3:0] = in_b[3:0];
                                          Next, think of improving this code by
 // merge upper and lower
                                         using { } Verilog operator. { } can be
 assign out_c[7:4] = out_c_upper [3:0];
 assign out_c[3:0] = out_c_lower [3:0];
                                         used as shown in the next slide.
 // module conndection
 and_gate and_gate_01 ( .in_a( in_a_upper ),.in_b ( in_b_upper ),
                          .out_c(out_c_upper));
 and_gate and_gate_02 (.in_a(in_a_lower), .in_b (in_b_lower),
                          .out_c(out_c_lower));
endmodule
```

file name: and\_gate\_byte\_v0.v

# Byte swap; upper byte lower byte sig w wire [15:0] sig\_y, sig\_w; assign sig\_y = { sig\_w[7:0] , sig\_w[15:8] } ; sig\_y assign $\{ sig_y[7:0], sig_y[15:8] \} = sig_w[15:0];$ Bit rotation: assign next\_sig\_w[15:0] = { sig\_w[0] , sig\_w[15:1] } ; ← shift rotate right assign next\_sig\_w[15:0] = { sig\_w[14:0] , sig\_w[15] } ; ← shift rotate left Bit size flexibility parameter B WD = 16; reg [B WD-1:0] sig w; $sig_w = \{ B_WD \{1'b0\} \}; \quad \leftarrow \quad set 16'b0 \text{ to } sig_w$ $sig_w = \{ \{(B_WD-1) \{1'b0\} \}, 1'b1 \};$ set 16'b1 to $sig_w$

```
module and gate byte (in a, in b, out c);
 input [7:0] in_a, in_b;
 output[7:0] out c;
 wire [7:0] in a, in b;
                                                         An example of
 wire [7:0] out c;
                                                        improved code
 // internal connecting wire
                                                         block using { }.
 wire [3:0] in_a_upper, in_a_lower;
 wire [3:0] in_b_upper, in_b_lower;
 wire [3:0] out_c_upper, out_c_lower;
 // separate byte to upper and lower
 assign { in_a_upper, in_a_lower } = in_a;
 assign { in_b_upper, in_b_lower } = in_b ;
 // merge upper and lower
 assign out_c = { out_c_upper, out_c_lower } ;
 // module conndection
 and gate and gate 01 (in a upper), in b (in b upper),
                         .out_c(out_c_upper));
 and_gate and_gate_02 (.in_a(in_a_lower), .in_b (in_b_lower),
                         .out c(out c lower));
endmodule
                                        Next, write a test bench to test this
  file name: and_gate_byte_v1.v
                                        module.
                                        Name the file: test_and_gate_byte.v.
```

```
module test_and_gate_byte;
reg [7:0] in_a, in_b;
wire [7:0] out_c;
and_gate_byte and_gate_byte_01 (
            .in_a( in_a), .in_b(in_b),
            .out c(out c)
initial
begin
    in_b[7:0] = 8'hC0;
#10 in a[7:0] = 8'h55;
#10 \text{ in } b[7:0] = 8'hF3;
#10 $finish;
end
initial begin
  $monitor("time=%d, in_a=%h, in_b=%h, out_c=%h",
            $stime, in a, in b, out c);
end
                                                     Now, run this file on your
endmodule
                                                      PC to see the result.
`include "and gate.v"
`include "and_gate_byte_v1.v"
```

## A sample result

time= 0, in\_a=xx, in\_b=c0, out\_c=X0 time= 10, in\_a=55, in\_b=c0, out\_c=40 time= 20, in\_a=55, in\_b=f3, out\_c=51

```
Next think further
module and gate byte (in a, in b, out c);
                                                  simplification.
 input [7:0] in_a, in_b;
 output[7:0] out c;
                                                  You may use part
 wire [7:0] in_a, in_b;
 wire [7:0] out_c;
                                                  selection of a
 // internal connecting wire
                                                  vector.
 wire [3:0] in_a_upper, in_a_lower;
 wire [3:0] in_b_upper, in_b_lower;
 wire [3:0] out _c_upper, out_c_lower;
                                                     Can't we eliminate
 // separate byte to upper and lower
                                                     this part?
 assign { in_a_upper, in_a_lower } = in_a ;
 assign { in_b_upper, in_b_lower } = in_b ;
 // merge upper and lower
 assign out c = { out c upper, out c lower };
 // module conndection
 and_gate and_gate_01 (.in_a(in_a_upper),.in_b (in_b_upper),
                          .out_c(out_c_upper));
 and_gate and_gate_02 (.in_a(in_a_lower), .in_b (in_b_lower),
                          .out c(out c lower));
endmodule
  file name: and_gate_byte_v1.v
```

```
module and gate byte (in a, in b, out c);
 input [7:0] in_a, in_b;
                                    This is called net declaration assignment.
 output[7:0] out c;
                                    It is same to:
                                       wire [7:0] out c;
 wire [7:0] in a, in b;
                                       assign out_c = { out_c_upper, out_c_lower }
 wire [3:0] out_c_upper, out_c_lower, // internal connecting wire
 wire [7:0] out_c = { out_c_upper, out_c_lower };
 // separate byte to upper and lower
 and_gate and_gate_01 ( .in_a( in_a[7:4] ), .in_b ((in_b[7:4)),
                           .out_c(out_c_upper));
 and_gate and_gate_02 ( .in_a( in_a[3:0] ), .in_b ( in_b[3:0] ),
                           .out c(out c lower));
```

endmodule

Part selection is used. 4-bit out of 8-bit vector is used to connect ports.

file name: and\_gate\_byte\_v2.v

It is not recommended to use net declaration assignment in general. However, we may use it when the assignment is very simple and obvious.


```
module and gate byte (in a, in b, out c);
 input [7:0] in_a, in_b;
                                                 We can eliminate these part by
 output[7:0] out c;
                                                 using part select of out_c.
 wire [7:0] in_a, in_b;
 wire [3:0] out_c_upper, out_c_lower; // internal connecting wire
 wire [7:0] out c = { out c upper, out c lower };
 // separate byte to upper and lower
 and_gate and_gate_01 ( .in_a( in_a[7:4] ),.in_b ( in_b[7:4] ),
                            .out_c(<del>out_c_upper</del>));
out_c[7:4]
 and_gate and_gate_02 ( .in_a( in_a[3:0] ), .in_b ( in_b[3:0] ),
                            .out_c<del>(out_c_lower</del>));
                                     out c[3:0]
endmodule
```

file name: and\_gate\_byte\_<del>v2</del>.v

Run those files, and \_gate\_byte\_v0.v, \_v1.v, \_v2.v, and \_v3.v on your PC and check yourself if the results are exactly the same.

Ex 3-4. How to use function: Write a function func\_and\_gate having the same functionality to module and\_gate, and rewrite the code in and\_gate\_byte\_v3.v using it.

Name the updated module and \_gate\_byte\_f.



Logic in and\_gate.v is so simple and there is no memory element in it. Therefore, it can be described by using function instead of module.

Function can be invoked as many time as you like. Each line invoking a function needs silicon area for the function. That is, if a function is called in many lines, silicon size will increase.

#### module

```
assign y = func_name( argy,,,);
assign w = func_name( argw,,,);
function [n:0] func_name;
input ,,,,;
reg ,,,;
endfunction
A fu
key
word
argument
argument
A function
```


A function can be invoked by continuous assign and by procedural assign.

A function definition starts with function key word and end with endfunction key word. It must have at least one input argument.

endmodule

# RTL programming rules

- (1) function must be declared inside the module.
- (2) function can not go beyond module boundary.
- (3) In function, LHS must be register data type.
- (4) function can have only on output. ( No output argument allowed, output is given through its name. )
- (5) function must have at least one input argument. It may have several inputs.
- (6) No # nor @ allowed in function.



We do not have to declare data type for the input arguments of a function. We do not have to declare data type of in\_a and in\_b.

The output of a function is defined by the function name. We have to assign values to f\_and\_gate [3:0]. If the output consists of mutli bits, we need bit width declaration for the function.

```
module and gate byte (in a, in b, out c);
 input [7:0] in a, in b;
 output[7:0] out c;
 wire [7:0] in_a, in_b;
 wire [7:0] out c;
 assign out_c[7:4] = f_and_gate( in_a[7:4] , in_b[7:4] ) ;
 assign out_c[3:0] = f_and_gate( in_a[3:0] , in_b[3:0] );
 // function
 function [3:0] f_and_gate;
 input [3:0] in_a, in_b;
 // logic start
 f_and_gate [3:0] = in_a[3:0] & in_b[3:0];
 endfunction
endmodule
```

and\_gate\_byte\_f.v

Run this file on your simulator and see yourself if it works correctly.

Ex 3-5. Parameterize bit width: Write a module equivalent to the gate shown below by modifying and\_gate.v file. Use parameter to extend the bit width of in\_a, in\_b, and out\_c.

In this exercise, we will learn how to use parameter.

Usually we do not use 4-bit AND logic block to create 8-bit AND logic block. We apply AND operator directly on 8-bit signals to get 8-bit AND. In this exercise we will learn a method to make bit size flexible.

First, think of changing bit width declaration of the signals.

We can modify and gate module by changing 3 to 7 to get 8-bit AND as below.

```
module and gate( in a. in b, out c );
                                           module and gate( in a. in b, out c );
input [3:0] in_a, in_b;
output [3:0] out_c;
                                           input [7:0] in_a, in_b;
                                           output [7:0] out_c;
wire [3:0] in <u>a in b:</u>
wire [3:0] ou Rewriting the bit width

πre [7:0] in_a, in_b;
                                           wire [7:0] out c;
// logic start
assign out_c[3:0] =
                                           // logic start
    in a[3:\overline{0}] & in b[3:0]; // (1)
                                           assign out_c[7:0] =
                                               in_a[7:0] & in_b[7:0]; // (1)
endmodule
                                           endmodule
```

# Isn't there more flexible way??

#### **Parameterize**

```
module and gate( in a, in b, out c);
// parameter
parameter SIG_BW = 8;
// port
input [SIG BW-1:0] in a, in b;
output [SIG_BW-1:0] out_c;
wire [SIG_BW-1:0] in_a, in_b;
wire [SIG_BW-1:0] out_c;
// logic start
assign out_c = in_a & in_b; // (2)
endmodule
```

An example shown in this slide defines a parameter named SIG BW whose value is 8.

"input [SIG\_BW-1:0] in\_a, in\_b;" means that input port in\_a and in\_b have the bit-width SIG\_BW, 8 in this example.

By using this parameter, when we are asked to create AND logic for 32 bits signal, only one line, parameter SIG\_BW = 8;, has to be changed to "parameter SIG\_BW = 32;". No other lines have to be modified.

file name: and\_gate\_p.v

This is an answer for Ex 3-5.

#### **Parameterize**

```
module and gate( in a, in b, out c);
// parameter
parameter SIG_BW = 8;
// port
input [SIG BW-1:0] in a, in b;
output [SIG_BW-1:0] out_c;
wire [SIG_BW-1:0] in_a, in_b;
wire [SIG_BW-1:0] out_c;
// logic start
assign out_c = in_a & in_b; // (2)
endmodule
```

file name: and gate p.v

When the bit width of the parameter itself has to be defined, we can use declarations shown below.

Unless the bit width is not declared, parameter has 32-bit length.

```
parameter SIG_BW = 16'h08;
parameter [15:0] SIG_BW = 8;
```

Now, type the file on the left and create a test bench file "test\_and\_gate\_p.v" to test the module on the left.

```
module test_and_gate_p;
// parameter
parameter SIG BW = 16;
defparam and gate 01.SIG BW = SIG BW;
// signals
reg [SIG_BW-1:0] in_a, in_b;
                                    Parameter can be overwritten by using
wire [SIG_BW-1:0] out_c;
                                    defparam key word.
                                     "defparam and gate 01.SIG BW = 32;"
and_gate and_gate_01 (
                                    means the parameter SIG_BW defined in
           .in_a(in_a), .in_b(in_b),
                                    an instance and gate 01 shall be
           .out c(out c)
                                    overwritten by 32.
initial begin
                                    "defparam and gate 01.SIG BW =
    in b = 16'hC0C0;
                                    SIG BW;" means that the parameter
#10 in a = 16'h55AA;
                                    defined in the instance and gate 01 shall
#10 in b = 16'hF310;
                                    be overwritten by SIG BW defined in the
#10 $finish;
                                    module test_and_gate_p, that is 16.
end
initial begin
 $monitor("time=%d, in a=%h, in b=%h, out c=%h",
           $stime, in a, in b, out c);
end
                                                    Now, run this file on your
endmodule
                                                    PC and see yourself how
`include "and gate p.v"
                                                    defparam works.
            file name: test and gate p.v
```

Ex 3-6. Assign for combinational logic: Write a module equivalent to the truth table shown below. An input port is 4-bit in\_a and an output port is 3-bit out\_y. Use continuous assign only to write the module. Do not use always constructs for the module.

in_a[3]	in_a[2]	in_a[1]	in_a[0]	out_y
1	Х	Х	Х	3'b011
0	1	X	X	3'b010
0	0	1	Х	3'b001
0	0	0	1	3'b000
0	0	0	0	3'b100

In this exercise, we will learn how to use assign and conditional operator. A sentence may

assign yyy = ( expression )? expression1 : expression2 ;

First, expression is evaluated and if it is true then the value of expression1 is assigned to yyy. If the expression is not true, then the value of expression2 is assigned to yyy.

Do not try to find a solution for all bits at one time. Think the logic for each bit. First find the logic for out\_y[2] and then out\_y[1] and then finally out\_y[0].

Investigating the truth table, we can find out that out\_y[2] is 1 only when in\_a is 4'b0000.

The sentence below will assign 0 to out\_y[2] if in\_a is not 4'b0000, and assign 1 if in\_a is 4'b0000.

in_a[3]	in_a[2]	in_a[1]	in_a[0]	out_y
1	Х	Х	Х	3'b011
0	1	X	X	3'b010
0	0	1	X	3'b001
0	0	0	1	3'b000
0	0	0	0	3'b100

assign out\_y[2] = 
$$(in_a == 4'b0000)? 1:0$$
;

Now, did you get the idea??


Think how can we write a code line for out\_y[1] before going to the next slide.

in_a[2]	in_a[1]	in_a[0]	out_y
Х	X	Х	3'b011
1	X	X	3'b010
0	1	Х	3'b001
0	0	1	3'b000
0	0	0	3'b100
		X X	1 X X

assign out\_y[2] = 
$$(in_a == 4'b0000)? 1:0$$
;

assign out\_y[1] = 
$$((in_a[3] == 1'b1) | (in_a[3:2] == 2'b01))? 1:0;$$

Before going to the next slide, think about out\_y[0].



	in_a[3]	in_a[2]	in_a[1]	in_a[0]	out_y
•	1	Х	Х	Х	3'b011
	0	1	Х	X	3'b010
	0	0	1	Х	3'b001
	0	0	0	1	3'b000
-	0	0	0	0	3'b100

assign out\_y[2] = 
$$(in_a == 4'b0000)?1:0$$
;

assign out\_y[1] = 
$$((in_a[3] == 1'b1) | (in_a[3:2] == 2'b01))? 1:0;$$

assign out\_y[0] = 
$$((in_a[3] == 1'b1) | (in_a[3:1] == 3'b001))? 1:0;$$

Now create a file named prity\_encdr.v by using the idea on this page.

```
Parameter is not used, because
                                             this logic can not work correctly
module prity encdr (in a, out y);
                                             for bit sizes other than 4.
input [3:0] in a;
output [2:0] out_y;
wire [3:0] in a;
wire [2:0] out_y;
assign out y[2] = (in \ a == 4'b0000)? 1'b1 : 1'b0;
assign out_y[1] = ((in_a[3] == 1'b1) | (in_a[3:2] == 2'b01))? 1'b1: 1'b0;
assign out y[0] = ((in a[3] == 1'b1) | (in a[3:1] == 3'b001))? 1'b1 : 1'b0;
endmodule
                                                  integer i;
                                                  for ( i=0 ; i<=15 ; i=i+1 ) begin
                   file name : prity_encdr.v
                                                   end
```

Next, create a test bench to test the file above. Use "for statement" to generate all the possible patterns of in\_a[3:0]. Name the file test\_prity\_encdr.v.

```
module test_prity_encdr;
reg [3:0] in_a;
wire [2:0] out_y;
prity_encdr prity_encdr_01 (
              .in_a(in_a), .out_y(out_y)
             );
integer i
initial begin
for ( i=0 ; i<=15 ; i=i+1 ) begin
 \#10 in a = i;
end
                               Without this delay, the simulation will
#10 $finish;
                               not end successfully.
end
                               Think why??
initial begin
 $monitor( "in_a=%b. out_y=%d", in_a, out_y ) ;
end
endmodule
`include "prity_encdr.v"
            file name : test_prity_encdr.v
```

```
module test_prity_encdr;
reg [3:0] in_a;
wire [2:0] out_y;
prity_encdr prity_encdr_01 (
              .in_a(in_a), .out_y(out_y
             );
integer i;
initial begin
for ( i=0 ; i<=15 ; i=i+1 ) begin
 #10 in a = i;
end
#10 $finish;
end
```

\$monitor("in a=%b. out y=%d", in a, out y);

file name : test\_prity\_encdr.v

```
The for statement is equal to the following code lines.
```

```
initial begin
 #10 in a = 0;
 #10 in a = 1;
 #10 in a = 2;
 #10 in a = 3;
 #10 in a = 4;
 #10 in a = 5;
 #10 in a = 12;
 #10 in a = 13;
 #10 in a = 14;
 #10 in_a = 15;
```

Run this file on your PC to see the result.

initial begin

endmodule

end

`include "prity encdr.v"

```
in_a is not given any value before t=10.
module test_prity_encdr;
reg [3:0] in_a;
wire [2:0] out_y;
prity_encdr prity_encdr_01 (
             .in_a(in_a), .out_y(out_y)
integer i;
initial begin
for ( i=0 ; i<=15 ; i=i+1 ) begin
 #10 in a = i;
end
                assign out_y[2] =
#10 $finis
                      (in a == 4'b0000)?
end
                                  1'b1:1'b0;
           if in_a is unkown
initial bed
 $monitd
                 (in a == 4'b0000) is 1'bx
end
                                    out y[2] is 1'bx;
endmodu
`include "prity_encdr.v"
```

```
in_a=xxxx. out_y=x
in a = 0000. out y = 4
in a=0001. out y=0
in a=0010. out y=1
in a=0011. out y=1
in a=0100. out y=2
in a=0101. out y=2
in a=0110. out y=2
in a=0111. out y=2
in_a=1000. out_y=3
in a=1001. out y=3
in a=1010. out y=3
in a=1011. out_y=3
in a=1100. out y=3
in a=1101. out y=3
in a=1110. out y=3
in_a=1111. out_y=3
```

file name : test\_prity\_encdr.v

An example of the simulation result

```
module test_prity_encdr;
reg [3:0] in_a;
wire [2:0] out_y;
prity_encdr prity_encdr_01 (
              .in_a(in_a), .out_y(out_y)
initial begin
// for ( i=0 ; i<=15 ; i=i+1 ) begin
 for (in_a = 0; in_a <= 15; in_a = in_a + 1) begin
   #10:
end
#10 $finish;
end
initial begin
 $monitor("in a=%b. out y=%d", in a, out y);
end
endmodule
`include "prity encdr.v"
```

Modify the file as show on the left and name it test\_prity\_encdr\_ng.v.

Run it to see yourself what will happen.

file name: test\_prity\_encdr\_ng.v

```
module test_prity_encdr;
reg [3:0] in_a;
wire [2:0] out_y;
prity_encdr prity_encdr_01 (
              .in_a(in_a), .out_y(out_y)
initial begin
// for ( i=0 ; i<=15 ; i=i+1 ) begin
 for ( in_a = 0 ; in_a<=15; in_a = in_a +1 ) begin
   #10:
end
#10 $finish;
end
initial begin
 $monitor( "in_a=%b. out_y=%d", in_a, out_y ); for 4-bit data.
end
endmodule
`include "prity encdr.v"
            file name: test prity encdr ng.v
```

Modify the file as show on the left and name it test\_prity\_encdr\_ng.v.

Run this to see yourself what will happen.

Your simulator will fall into infinite loop because in\_a cannot become larger than 15. Note that in\_a is a 4-bit signal. 15 added by one is 0

Ex 3-7. Always for combinational logic: Write a module equivalent to the truth table, the same to the previous Ex, shown below using an always construct. An input port is 4-bit in\_a and an output port is 3-bit out\_y.

in_a[3]	in_a[2]	in_a[1]	in_a[0]	out_y
1	Х	Х	Х	3'b011
0	1	X	X	3'b010
0	0	1	Х	3'b001
0	0	0	1	3'b000
0	0	0	0	3'b100
			l l	

Combinational logic used many times in a module must be written by using function. But if it is used only once, always construct can be used.

```
always @ ( a or b or c or ,,,, ) begin


sensitivity list

out_y = ,,,,,;
end
```

## RTL programming rules

always construct can generate combinational logic block if

- (1) all signals appearing in RHS, Right Hand Side, are written in the sensitivity list as change value events,
- (2) all variable appearing in LHS are given values in every path, and
- (3) blocking procedural assign is used for assignment.



This is blocking procedural assignment.

RHS: Right Hand Side LHS: Left Hand Side

In this exercise, we must use always construct, which is a procedure. We can use case statement instead of simple conditional operator.

First, think of case statement which is equivalent to the truth table.

For casez, ? means don't care. For example, case item 4'b01?? means that case expression and the case item will match if case expression is 4'b0100, 4'b0101, 4'b0110, or 4'b0111.

	in_a[3]	in_a[2]	in_a[1]	in_a[0]	out_y
	1	Х	Х	Х	3'b011
	0	1	X	Х	3'b010
	0	0	1	Х	3'b001
	0	0	0	1	3'b000
-	0	0	0	0	3'b100

```
case expression
casez (in a)
                    case item
 4'b1???: begin
            out_y = 3'd3;
     end
 4'b01??): begin
            out_y = 3'd2;
     end
 4'b001? : begin
            out_y = 3'd1;
     end
 4'b0001 : begin
            out y = 3'd0;
     end
 4'b0000 : begin
            out y = 3'd4;
     end
endcase
```

The casez statement must go into the always construct because case statement is allowed only in procedures.

#### always @ (in\_a ) begin



in_a[2]	in_a[1]	in_a[0]	out_y
Х	X	Х	3'b011
1	X	Х	3'b010
0	1	Х	3'b001
0	0	1	3'b000
0	0	0	3'b100
		х х	1 X X

```
case expression
casez (in_a)
                     case item
 4'b1???: begin
             out_y = 3'd3;
     end
 4'b01??): begin
            out_y = 3'd2;
     end
 4'b001?: begin
             out_y = 3'd1;
     end
 4'b0001 : begin
            out y = 3'd0;
     end
 4'b0000 \cdot basin
      Modify the file prity_encdr.v by using
      always construct instead of using
endc assign and name it prity_encdr_alwy.v.
```

The module prity\_encdr must looks like an example shown in this slide.

out\_y can not be net data type in this module. It must be register data type, because it appears on LHS of a procedural assignment.

```
module prity_encdr ( in_a, out_y );
input [3:0] in_a;
                      Parameter is not used,
output [2:0] out_y;
                      because this logic can
wire [3:0] in_a;
                      not work correctly for
reg [2:0] out_y;
                      bit sizes other than 4.
always @ (in a) begin
 casez (in_a)
  4'b1???: begin
        out_y = 3'd3;
      end
  4'b01??: begin
        out y = 3'd2:
      end
  4'b001? : begin
        out y = 3'd1;
      end
  4'b0001 : begin
        out_y = 3'd0;
      end
  4'b0000 : begin
        out y = 3'd4;
      end
                  Run this file on your PC
 endcase
                  to see yourself if the
end
                  module works correctly.
endmodule
```


file name : prity\_encdr\_alwy.v

Ex 3-8. Sign bit and oncatenating operator: Write a module which shift a 4-bit input signal sig\_a to the right and output the 4-bit result out\_y. The sift count is given by a 2-bit input signal sft\_cnt.


Use Verilog1995, do not use Verilog2001.

Although Verilog1995 can not handle signed signal, the module must extend the MSB bit in shifting to the right, for example, if sig\_a's MSB is on, 1 must be filled to the bit positions where they are shifted out.

Do not use Verilog shift operators, >> and >>>.



A combinational logic can be described by using always construct. The sift operation can be written by using a Verilog operator { }.



The operation may be different depending on the shift count sft\_cnt, therefore case statement can be applied for different shift count. Such logic can be described by using case statement as shown below.

Case statement can be written only in always construct, initial construct, function, and task.

We must write the case statement in always construct so that whenever sft\_cnt or sig\_a changes, out\_y is to be updated.

```
case (sft_cnt)  
2'd0 : begin out_y = sig_a; end  
2'd1 : begin out_y = \{ sig_a[3], sig_a[3:1] \}; end  
2'd2 : begin out_y = \{ \{2\{sig_a[3]\} \}, sig_a[3:2] \}; end  
2'd3 : begin out_y = \{4\{sig_a[3]\} \}; end  
default : begin out_y = 4'bxxxx; end  
endcase
```

However, code lines in case item 2'd0, 2'd1, 2'd2, and 2'd3 are different in many parts.

#### Consistent style, beauty of the code



We can not apply systematic checking if every code line has different structures.

The following code lines have the same structure and are almost identical, except the numbers in Italic.

It is very easy to check them. We can say that if one line is correct, then other lines are correct just by checking Italic part only.

```
2'd0: begin out_y = { {0{sig_a[3]} }, sig_a[3:0] }; end 2'd1: begin out_y = { {1{sig_a[3]} }, sig_a[3:1] }; end 2'd2: begin out_y = { {2{sig_a[3]} }, sig_a[3:2] }; end 2'd3: begin out_y = { {3{sig_a[3]} }, sig_a[3:3] }; end
```



Every code line has the same structures.

### Consistent code and checking

```
case (sft_cnt)

2'd0 : begin out_y = sig_a; end Is this OK?

2'd1 : begin out_y = { sig_a[3], sig_a[3:1] }; end Is this OK?

2'd2 : begin out_y = { \{2\{sig_a[3]\}\}, sig_a[3:2]\}; end Is this OK?

2'd3 : begin out_y = \{4\{sig_a[3]\}\}; end Is this OK?

endcase Every code line has different checking viewpoints.
```

```
2'd0: begin out_y = { {0{sig_a[3]} }, sig_a[3:0] }; end

2'd1: begin out_y = { {1{sig_a[3]} }, sig_a[3:1] }; end

2'd2: begin out_y = { {2{sig_a[3]} }, sig_a[3:2] }; end

2'd3: begin out_y = { {3{sig_a[3]} }, sig_a[3:3] }; end
```

#### Coding example.

```
Parameter is not used.
                                                 because this logic can
module arith_r_sft ( sig_a, sft_cnt, out_y );
                                                 not work correctly for
input [3:0] sig a;
                                                 bit sizes other than 4.
input [1:0] sft cnt;
output [3:0] out y;
wire [3:0] sig_a;
wire [1:0] sft_cnt;
                                              This style is much easier to
reg [3:0] out y; // non-FF
                                              check the code from the
                                              view point of consistency.
always @ ( sig_a or sft_cnt ) begin
case (sft cnt)
 2'd0 : begin out_y = { {0{sig_a[3]} }, sig_a[3:0] } ; end
 2'd1 : begin out_y = { {1{sig_a[3]} }, sig_a[3:1] } ; end
 2'd2 : begin out_y = { {2{sig_a[3]} }, sig_a[3:2] } ; end
 2'd3 : begin out_y = { {3{sig_a[3]} }, sig_a[3:3] } ; end
default : begin out y = 4'bxxxx ; end 	<
endcase
                                                   This is for debug.
end
endmodule
                                           Write a test bench yourself
                                           and check the result.
         file name: arith_r_sft.v
```

#### Another coding style

A combinational logic can be written by using function.

```
reg [3:0] out y; // non-FF
always @ (sig a or sft cnt) begin
case (sft cnt)
 2'd0: begin
   out y = \{ \{0\{sig_a[3]\} \}, sig_a[3:0] \} ;
  end
 2'd1: begin
   out_y = \{ \{1\{sig_a[3]\} \}, sig_a[3:1] \} ;
  end
 2'd2: begin
  out_y = { {2{sig_a[3]} }, sig_a[3:2] };
 end
 2'd3: begin
  out_y = \{ \{3\{sig_a[3]\} \}, sig_a[3:3] \} ;
 end
default : begin
   out y = 4bxxxx;
end
endcase
end
```



```
wire [3:0] out y; // non-FF
assign out_y = sft_r_f(sig_a, sft_cnt);
function [3:0] sft r f;
input [3:0] aa;
input [1:0] cnt;
begin
case (cnt)
 2'd0: begin
          sft_r_f = { \{0\{aa[3]\}\}, aa[3:0] \} ;}
    end
 2'd1: begin
          sft_r_f = \{ \{1\{aa[3]\} \}, aa[3:1] \} ;
    end
 2'd2 : begin
          sft r f = { \{2\{aa[3]\}\}, aa[3:2]\};
   end
 2'd3: begin
          sft_r_f = { \{3\{aa[3]\}\}, aa[3:3] \} ;}
    end
default : begin
          sft r f = 4bxxxx;
   end
endcase
end
endfunction
```

if else, case, and conditional statement

```
case ( a )
  b : begin
     yy = 4'b0101 :
     end
  default : begin
     yy = 4'b1100 ;
     end
endcase
```

```
if ( a == b ) begin
    yy = 4'b0101 :
end
else begin
    yy = 4'b1100 ;
end
```

```
yy = (a == b)? 4'b0101
: 4'b1100;
```

case statement, if statement, and conditional statement can work in similar way.

Those shown on this page are almost the same but in detail they are different.

If a is 2'b1x and b is 2'b1x, the result of the case statement is "yy=4'b0101", the result of if statement is "yy=4'b1100", and the result of conditional statement is "yy=4'bx10x". See online text material for details.

if else, case, and conditional statement

```
if ( a == b ) begin
assign yy = 4'b0101 :
end
else begin
assign yy = 4'b1100 ;
end
```

case statement and if statement can be used only in procedure, therefore we can not use continuous assign in case statement nor in if statement.

Only procedural assignment is allowed in structured procedures.

However we can use continuous assign for conditional statement. It can also be used in structured procedures.

Ex 3-9. Missing case item and latching: Write a module equivalent to the truth table shown below using an always construct. An input port is 2-bit in\_a and an output port is 3-bit out\_y.

out_y	in_a[0]	in_a[1]
'b00	0	0
'b11(	1	0
'b10	0	1
'b11	1	0 0 1

Let's see what happens with 2-bit case expression which can take 4 possible values if only 3 case items are given.

In this exercise we will study about case statement and default.

Create a file case\_dflt.v by using case statement on the right. Type a test bench into the same file.

```
case ( in_a )
  2'b00 : begin
    out_y = 3'b001;
  end
2'b01 : begin
    out_y = 3'b110;
  end
2'b10 : begin
    out_y = 3'b101;
  end
endcase
```

```
module case deflt (in a, out y);
input [1:0] in a;
output [2:0] out_y;
wire [1:0] in a;
reg [2:0] out y; // non-FF
                           module test_case_deflt;
always @ (in_a) begin
                           reg [1:0] in_a;
case (in a)
                           wire [2:0] out_y;
 2'b00 : begin
   out_y = 3'b001;
                           case_deflt case_deflt_01 ( .in_a(in_a), .out_y(out_y) );
  end
 2'b01 : begin
                           initial begin
    out y = 3'b110;
                               in a = 2'b00;
   end
                           #10 in a = 2'b01;
 2'b10 : begin
                           #10 in a = 2'b10;
    out y = 3'b101;
                           #10 in a = 2'b11;
   end
                           #10 $finish;
endcase
                           end
end
endmodule
                           initial begin
                            $monitor("in a=%b. out y=%b", in a, out y);
                           end
                           endmodule
 Run this on your PC.
```

file name : case deflt.v

#### A sample result

```
initial begin
    in_a = 2'b00;
#10 in_a = 2'b10;
#10 in_a = 2'b10;
#10 in_a = 2'b11;
#10 $finish;
end

in_a=00. out_y=001
in_a=01. out_y=110
in_a=10. out_y=101
```

The result must looks like the one shown above.

Note that for unexpected input in\_a=11, we got the result out\_y=101 which is the same to the previous line, in\_a=10 and out\_y=101.

```
initial begin
    in a = 2'b00;
                                in_a=00. out_y=001
#10 in_a = 2'b01;
                                in_a=01. out_y=110
#10 in_a = 2'b10;
                               in a=10. out y=101
#10 \text{ in } a = 2'b11;
                                in_a=11. out_y=101
#10 $finish;
end
```

initial begin

```
in_a = 2'b00;
#10 \text{ in } a = 2'b01;
```

#10 \$finish; end

#10 in\_a = 2'b11; #10 in\_a = 2'b10;

Now, change the initial construct as shown on the left and run the modified file.

```
initial begin
    in a = 2'b00;
                                 in a=00. out y=001
#10 \text{ in } a = 2'b01;
                                 in a=01. out y=110
#10 \text{ in } a = 2'b10;
                                 in a=10. out y=101
#10 \text{ in } a = 2'b11;
                                 in_a=11. out_y=101
#10 $finish;
end
initial begin
    in a = 2'b00;
                                in_a=00. out_y=001
#10 in a = 2'b01;
                                in_a=01. out_y=110
#10 in_a = 2'b11;
                                in_a=11. out_y=110
#10 in a = 2'b10;
                                in_a=10. out_y=101
#10 $finish;
end
```

Note that, this time, for unexpected inout in\_a=11, we got out\_y=110 which is the same to the previous line, in a=01 and out y=110.

```
in_a=00. out_y=001
in_a=01. out_y=110
in_a=10. out_y=101
in_a=11. out_y=101
```

This phenomena is called latching.

The case statement dose not say anything about the case where in\_a is 2'b11. A simulator tries to output some value even for such case, and output previous value of out\_y. Because register type signal is expected to hold the value assigned until an new assignment is done, it is natural to output the previous value.

```
case ( in_a )
  2'b00 : begin
    out_y = 3'b001 ;
  end
  2'b01 : begin
    out_y = 3'b110 ;
  end
  2'b10 : begin
    out_y = 3'b101 ;
  end
  endcase
```



simulation: latching

synthesis: creating a latch

```
in_a=00. out_y=001
in_a=01. out_y=110
in_a=10. out_y=101
in_a=11. out_y=101
```

A synthesis tool will create a memory element called latch for such cases.

However, a latch is difficult to use in large scale design. It is better to avoid using a latch.

Moreover, if a latch is created when you wrote an always construct to define combinational logic, it will cause some malfunction of your logic.

We need some countermeasure to avoid latches.

```
case ( in_a )
  2'b00 : begin
   out_y = 3'b001 ;
  end
2'b01 : begin
  out_y = 3'b110 ;
  end
2'b10 : begin
  out_y = 3'b101 ;
  end
endcase
```



simulation: latching

synthesis: creating a latch

To avoid latches, default is used.


A sample code on the left assigns 0 to out\_y when in\_a is unexpected 2'b11.

Another sample code on the right assigns unknown value to out\_y when in\_a is unexpected 2'b11.

Either code will do. The default on the right will be neglected in synthesis because it assigns unknown value. The default on the left will not be neglected.

```
case (in a)
                                       case (in_a)
 2'b00 : begin
                                         2'b00 : begin
   out y = 3'b001;
                                           out y = 3'b001:
  end
                                          end
 2'b01 : begin
                                         2'b01 : begin
    out y = 3'b110;
                                            out y = 3'b110;
   end
                                           end
 2'b10 : begin
                                         2'b10 : begin
    out_y = 3'b101;
                                            out y = 3'b101;
   end
                                           end
 default : begin
                                         default : begin
    out y = 3'b000;
                                            out y = 3bxxx;
   end
                                           end
endcase
                                        endcase
```

Ex 3-10. Compare signed data in Verilog1995: Write a module using combinational logic to compare two 16-bit signals, in\_a and in\_b, and outputs 1 if in\_a is smaller than in\_b, otherwise outputs 0. Both in\_a and in\_b can be negative, and use Verilog1995.



In this exercise we will study how to handle negative values in Verilog1995. In Verilog1995, all the signals are treated as unsigned, that is, positive. Therefore, when handling negative value, a programmer has to take care of negative values.

Because Verilog1995 can not handle negative values, take special care for the cases where sign-bit is 1.

## RTL programming rules

- (1) Based numbers are unsigned, unless they are declared with s character in base numbers.
- (2) Use signed key word for signed variables and nets.

8'hF9

8-bit + 249

8'shF9

8-bit - 7

assign sig\_y = -7;

wire [7:0] sig\_y; assign sig\_y = -7;

8-bit + 249

8-bit

Verilog1995

Verilog2001

wire signed [7:0] sig\_y;

The MSB is set 1 and "s" declared in base number, therefore it means minus value, -128.

```
wire signed [7:0] sig_y;

assign sig_y = 8'b1000_0000; sig_y = -128


assign flg = ( sig_y < -10 )? 1:0; flg = 1
```

sig\_y is declared as signed, and the MSB bit is given the value 1 by the assign statement. Therefore, sig\_y is -128.

sig\_w is not declared as a signed variable, therefore the comparison is done assuming both operands are positive.

-10 is a large positive value if it is treated as a positive value. We have to declare sig\_w signed so that the result of the comparison, 10 <= -10, results in false.

Let's think how to handle sign bit.



Depending on the value of the MSB, we have to apply different way of comparing.

Especially when the two operand have different MSB value such as comparing 0011(3) and 1110(-2).

value when sign-bit is 0 or the larger negative value when sign-bit is 1.

-7 Now, create compare logic and a test

bench into one file named smaller\_chk.v.

```
module smaller chk (in a, in b, out y);
parameter SIG BW = 16; // must be larger than 1
input [SIG_BW-1:0] in_a, in_b;
output out_y;
wire [SIG_BW-1:0] in_a, in_b;
reg out y;
always @ (in_a or in_b) begin
case ( { in_a[SIG_BW-1], in_b[SIG_BW-1] } )
    2'b11, 2'b00 : begin // both negative, or both positive
        out_y = (in_a[SIG_BW-2:0] < in_b[SIG_BW-2:0])? 1'b1 : 1'b0 ;
      end
    2'b10 : begin // in_a negative, in_b positive
        out y = 1'b1:
      end
    2'b01 : begin // in_a positive, in_b negative
        out_y = 1'b0;
      end
    default: begin // for debug. This will not be reached in normal case
        out_y = 1bx;
      end
  endcase
end
endmodule
```

```
Verilog RTL Self-learning text material
```

```
module test_smaller_chk ;
parameter \overline{SIG} BW = 16;
reg [SIG_BW-1:0] in_a, in_b;
wire out y;
smaller_chk smaller_chk_01 ( .in_a(in_a), .in_b(in_b), .out_y(out_y) );
//
initial begin
    in a = 16'h5101:
#10 in a = 16'h8F45;
#10 in a = 16'h6310;
#10 in a = 16'h7682;
#10 in a = 16'hE503;
#10 $finish;
end
initial begin
    in b = 16'h5131;
#10 in b = 16'h7023;
#10 in b = 16'hE237;
#10 \text{ in } b = 16 \text{h} 7335 ;
#10 in b = 16'hE99F;
end
initial begin
 $monitor( " in_a=%b. \( \text{\frac{\pman}{\pman}} \) in_b=%b, out_y=%b", in_a, in_b, out_y );
end
                                                               Run this file on your
endmodule
                                                               PC to see the result.
```

file name: smaller\_chk.v

The result shall look like the one shown below.

```
in_a=010100010000001.
in_b=0101000100110001, out_y=1
in_a=1000111101000101.
in_b=0111000000100011, out_y=1
in_a=0110001100010000.
in_b=111000100011111, out_y=0
in_a=01110110110010010.
in_b=011100110011011, out_y=0
in_a=111001010000011.
in_b=1110100110011111, out_y=1
```

Now, let's update the module by using Verilog2001.

In Verilog2001, we can handle negative values by using signed key word.

relational operators: >, >=, <, <=

Logical equality operator: ==

Arithmetic shift operator:

>>>, <<<

These are applicable for negative values.

The code becomes as simple as shown in the next page, because we do not have to take care of the sign bits. Verilog2001 can take care of them.

The code must be very simple as shown on this slide.

```
module smaller_chk ( in_a, in_b, out_y );
parameter SIG_BW = 16;
input signed[SIG_BW-1:0] in_a, in_b;
output out_y;
//
wire signed[SIG_BW-1:0] in_a, in_b;
reg out_y; // non-FF
//
always @ ( in_a or in_b ) begin
out_y = ( in_a < in_b )? 1'b1 : 1'b0;
end
endmodule
test bench part not shown here
```

file name: smaller\_chk\_sign.v

```
wire out_y;
assign out_y = ( in_a < in_b )? 1'b1 : 1'b0 ;
```

It is so simple that we do not have to use always construct. The module can be modified by using continuous assign.

```
module smaller_chk ( in_a, in_b, out_y );
parameter SIG_BW = 16;
input signed[SIG_BW-1:0] in_a, in_b;
output out_y;
//
wire signed[SIG_BW-1:0] in_a, in_b;
reg out_y;
//
always @ ( in_a or in_b ) begin
out_y = ( in_a < in_b )? 1'b1 : 1'b0;
end
endmodule

test bench part not shown here
```

file name : smaller\_chk\_sign\_sign.v

Run this file on your PC to see the result.

#### RTL programming rules

(1) Part select of vector is always unsigned even if the vector is declared signed and part select specifies entire bits.

Now, modify the code as shown below to see how part selection of vector works. Run the code below on your PC and check the result yourself.

```
module smaller_chk ( in_a, in_b, out_y );
parameter SIG_BW = 16;
input signed[SIG_BW-1:0] in_a, in_b;
output out_y;
//
wire signed[SIG_BW-1:0] in_a, in_b;
reg out_y;
//
always @ ( in_a or in_b ) begin
out_y = ( in_a [SIG_BW-1:0] < in_b [SIG_BW-1:0] )? 1'b1 : 1'b0;
end
endmodule


test bench part not shown here

This code will not get a
correct result because
part select is used.
```

file name : smaller\_chk\_sign\_bgy.v

Ex 3-11. Arithmetic operation in Verilog1995: Write a module which adds 16-bit input in\_a and 8-bit input in\_b and places 16-bit result on out\_y. in\_a and in\_b may be negative.

The logic must output ovf\_flg to indicate overflow. Use Verilog1995.



Because today's synthesis tools are good in efficiency, use Verilog arithmetic operator instead of hand-craft arithmetic logic block.

If we can use Verilog2001, it shall be as simple as below left.

#### Verilog2001

```
wire signed [15:0] in_a;
wire signed [7:0] in_b;
wire signed [15:0] out_y;
//
assign out_y = in_a + in_b;
```

sign bit of in\_b is extended automatically

#### Verilog1995

```
wire [15:0] in_a; sign bit not wire [7:0] in_b; extended. wire [15:0] out_y; // assign out_y = in_a + in_b;
```

#### How to extend the sign bit??

#### Verilog1995

```
sign bit not
wire [15:0] in_a;
                       extended.
                                                    bit select of a vector
wire [7:0] in_b;
wire [15:0] out_y;
                                       in_b[7]
assign out_y = in_a + in_b ;
                                  { {8{in_b[7]}}, in_b }
                          { 8 { yyy } } means {yyy} repeated 8 times.
```

in_a	in_b	out_y	ovf_flg
positive	positive	positive	0
positive	positive	negative	1
positive	negative	positive	0
positive	negative	negative	0
negative	positive	positive	0
negative	positive	negative	0
negative	negative	positive	1
negative	negative	negative	0

ovr\_flg must be set base on the truth table shown in this slide.

If you agree to this table, go to the next page.

in_a	in_b	out_y	ovf_flg
positive	positive	positive	0
positive	positive	negative	1
positive	negative	positive	0
positive	negative	negative	0
negative	positive	positive	0
negative	positive	negative	0
negative	negative	positive	1
negative	negative	negative	0

assign ovf\_flg = ( ( $\sim$ in\_a[15]) & ( $\sim$ in\_b[7]) & out\_y[15] ) | (in\_a[15] & in\_b[7] & ( $\sim$ out\_y[15]) )? 1:0;

Now, create a file named arith\_add\_95.v which can add 16-bit input in\_a and 8-bit input in\_b and check overflow. Type a test bench in the same file. Introduce parameter to make bit width adjustable.

```
module arith_add ( in_a, in_b, out_y, ovf_flg );
                                                                   revised in V2r04
parameter L\overline{N}G BW = 16;
parameter SHRT_BW = 8; // must be smaller or equal to LNG_BW
input [LNG BW-1:0] in a;
input SHRT BW-1:0]in b;
output[LNG_BW-1:0] out_y;
output ovf_flg; // over flow indicator
wire [LNG BW-1:0] in a;
wire [SHRT_BW-1:0]in_b;
wire [LNG_BW-1:0] out_y;
wire ovf flg;
assign out_y = in_a + { ((LNG_BW-SHRT_BW){in_b[SHRT_BW-1]}}, in_b };
assign ovf_flg = ( (~in_a[LNG_BW-1]) & (~in_b[SHRT_BW-1]) &
                 out_y[LNG_BW-1] ) | ( in_a[LNG_BW-1] & in_b[SHRT_BW-1] & (~out_y[LNG_BW-1]) )? 1'b1 : 1'b0 ;
endmodule
module test arith add:
parameter \overline{LNG} \overline{BW} = 16;
parameter SHR\overline{T} BW = 8;
reg [LNG_BW-1:0] in_a;
reg [SHRT_BW-1:0]in_b;
wire [LNG_BW-1:0] out_y;
```

```
Verilog RTL Self-learning text material
```

```
wire ovf_flg;
arith_add arith_add_01 ( .in_a(in_a), .in_b(in_b),
                           .out_y(out_y), .ovf_flg(ovf_flg) );
initial begin
    in a = 1096:
#10 in a = 32765:
#10 in a = -32760;
#10 in a = -32760;
#10 in a = -2970;
#10 \text{ in } a = -32700 ;
#10 $finish;
end
initial begin
    in b = 20;
#10 in b = 7:
#10 \text{ in } b = -2;
#10 in b = -200;
#10 in b = -180;
#10 in b = -120;
end
initial begin
 monitor("in a= \%b, yn in b= \%b, yn out y= \%b, ovf=\%byn",
            in_a, in_b, out_y, ovf_flg );
end
                                                        Run this file on your PC
endmodule
                                                        and check the result.
```

file name: arith\_add\_95.v

and check

#### A sample result

```
0000010001001000,
in a=
in b=
               00010100.
out y = 0000010001011100,
                          ovf=0
in b=
               00000111,
out y = 100000000000100,
                          ovf=1
in_a= 100000000001000,
in b=
               11111110,
\overline{\text{out}} \text{ y= } 100000000000110,
                          ovf=0
in a= 100000000001000,
in b=
               00111000.
out y = 100000001000000,
                          ovf=0
in_a= 1111010001100110,
in b=
               01001100.
out y = 1111010010110010,
                          ovf=0
in a= 100000001000100,
               10001000,
in b=
\overline{\text{out}} y= 0111111111001100,
                          ovf=1
Halted at location **arith add 95.v(39
```

Ex 3-12. Test bench and coverage: Copy and paste the following modules and run them to check the 8-bit unary EOR logic module can place its 1-bit output out\_y correctly depending on the number of on-bits in its 8-bit input in\_a.

```
module u_eor( in_a, out_y );
input [7:0] in a;
output out y;
wire [7:0] in a;
reg out y;
integer k, cnt;
always @ (in_a) begin
cnt=0:
for (k=0; k<=3; k=k+1) begin
 cnt=cnt+in_a[k]+in_a[k+3];
end
out_y=( cnt[0] )? 1 : 0 ;
end
endmodule
```

file name: u\_eor.v

Run test\_u\_eor.v on you PC to see the result.

```
module test u eor;
reg [7:0] aa;
wire vv;
u_eor u_eor_01(.in_a(aa), .out_y(yy));
initial begin
   aa=8'b0000_0000; // bit count=0
#5 aa=8'b0000 0001; // bit count=1
#5 aa=8'b1000 1000; // bit count=2
#5 aa=8'b0101 0100; // bit count=3
#5 aa=8'b1100_1001; // bit count=4
#5 aa=8'b0101 0111; // bit count=5
#5 aa=8'b1110_1011; // bit count=6
#5 aa=8'b1111_1101; // bit count=7
#5 aa=8'b1111 1111; // bit count=8
#5 $finish;
end
initial begin
$monitor("in_a=%b, out_y=%b", aa, yy );
end
endmodule
`include "u eor.v"
```

#### A simulation result

#### bit count

For all possible bit count, 0 to 8, the result is OK. And the test data cover all the paths in RTL code lines.



The target module, u\_eor, is correct, because the above simulation result is correct.



Do you agree with this conclusion??

If you agree, then try the test data aa=8'b0000\_1001 to find a bug.

# Do not think "my code is correct, because the simulation result is OK."


In many cases, "simulation result OK" just means your test data or test bench is poorly designed.

### Chapter 4. Flip-flops and sequential logic

Flip-flop is a most important logic element in RTL design.

It can be defined by using an always construct.


Registers (variables) in Verilog RTL can hold values in simulator, but they can not hold any value in actual silicon unless they are mapped into flip-flops by a synthesis tool.



#### RTL programming rules

always construct can generate a flip-flop if

(1) "posedge clk" is written in a sensitivity list. No change value event must appear in the sensitivity list. (posdege rst or negedge rst\_n is allowed.)



You must write "posedge clk or negedge rst\_n" exactly the same order for "posedge clk" and "negedge rst\_n". If your write "negedge rst\_n or posedge clk", a synthesis tool can not create a correct flip-flop.

The tool thinks that the first argument is a clock signal.

# Ex 4-1. Sequential lamps: Write a module lp\_seq of which specification is given below.

There are 3 lamps, #0, #1, and #2 lamps.

#0 lamp illuminates one clock cycle,

#1 lamp illuminates two clock cycles, and

#2 lamp illuminates three clock cycles.

They illuminate in turn, that is, first #0 lamp and next #1 lamp and lastly#2 lamp.


While one lamp is on, other lamps are off.

After #2 lamp illuminate 3 cycles, #0 lamp illuminates again and keeps the same on off operation forever unless reset asserted.

When reset (asynchronous active high) asserted, all lamps become off.


At the first rise edge of the clock after reset negated, #0 lamp must turn on.

Each lamp's turn on and off occur at clock rise time.



This is a typical sequential logic, we need memory elements to implement this features into silicon. The first thing we have to do is to determine how many and what kind of memory elements are needed.


The system must behave as shown below.



lamp itself: Assign one flip-flop for one lamp.

→ This idea can be extended to implement the specified logic as below.


Assign one flip-flop to lp [0], two flip-flops to lp [1], and three flip-flops to lp[2] as shown below. Then shifting 1 bit through this shift register can realize the logic needed.



This idea is same to assigning memory element for state variable. "On" position of flip-flops represents the state.

This shift registers can be modeled by the code on the right.

1 bit shift rotate operation



```
always @ ( posedge clk ) begin
lp_reg[5:0] <=
{ lp_reg[4:0] , lp_reg[5] } ;
end
```

Next think about reset;

On reset, these flip-flop must be turned off.

When reset negated, we must turn on Ip\_reg[0].

This can be done as below.

```
always @ ( posedge clk ) begin
                                       always @ ( posedge clk or posedge rst ) begin
  lp_reg[5:0] <=
                                        if (rst_n) begin
        { lp_reg[4:0] , lp_reg[5] } ;
                                            lp_reg[5:0] \le 6'b00_0000;
end
                                        end
                                         else begin
                                            lp_reg[5:0] \le 6'b00_0001;
                                        end
                                       end
             always @ (posedge clk or posedge rst ) begin
              if (rst_n) begin
                  lp_reg[5:0] \le 6'b00_0000;
              end
               else begin
                  lp_reg[5:0] <= next\lp_reg[5:0];</pre>
              end
             end
             assign next_lp_reg[5:0] = \ (lp_reg) ? { lp_reg[4:0], lp_reg[5] } : 6'b00_0001;
```

```
module lp seq (clk, rst, lp);
                                       This is a module we wanted. It is
input clk, rst;
                                       synthesizable, timing accurate and
output [2:0] lp;
wire clk, rst:
                                       hardware resource accurate.
wire [2:0] lp;
reg [5:0] lp reg; // FF for state
wire [5:0] next_lp_reg; // combinational logic
assign lp[0] = lp reg[0];
assign lp[1] = lp_reg[1] | lp_reg[2] ;
assign lp[2] = lp reg[3] | lp reg[4] | lp reg[5];
always @ (posedge clk or posedge rst) begin
 if (rst) begin
   lp_reg <= 6'b00_0000;</pre>
 end
 else begin
   lp reg <= next lp reg;</pre>
 end
end
assign next lp reg =
    (lp reg)? { lp reg[4:0], lp reg[5] }: 6'b00 0001;
endmodule
```


Parameter is not used because this logic works correctly only when number of lamps are 3.

> Run this code by using the test bench on the next page.

```
module test_lp_seq ;
parameter HF_CYCL = 5;
parameter CYCL = HF_CYCL * 2;
reg clk, rst;
wire [2:0] lp;
lp_seq lp_seq_01( .clk(clk), .rst_n(rst), .lp(lp) );
initial begin
$monitor("t=%d, rst=%b, lp=%b",
          $stime, rst, lp);
rst = 1'b1:
# CYCL rst = 1'b0;
#(CYCL * 20 ) $finish;
end
always begin
 clk = 1'b0; #HF CYCL;
 clk = 1'b1; #HF CYCL;
end
endmodule
`include "lp_seq.v"
```

file name: test\_lp\_seq.v

Our module lp\_seq does not output lp[2:0] directly from FF. The output is given through combinational logic.



Therefore, if there is some skew on FF output signals then Ip signal may experience some flicker as shown on the left.

```
module lp seg cnt (clk, rst, lp);
input clk, rst;
output [2:0] lp;
wire clk. rst:
wire [2:0] lp;
reg [2:0] st reg; // FF for state
reg [2:0] next st reg; // combinational logic
assign lp[0] = ( st_reg == 1 );
assign lp[1] = ( (st_reg == 2) | (st_reg == 3) ) ;
assign |p[2]| = ((st reg == 4) | (st reg == 5) | (st reg == 6));
always @ (posedge clk or posedge rst) begin
 if (rst) begin
   st reg <= 3'b000:
 end
 else begin
   st reg <= next st reg;
 end
end
always @ (st reg) begin
   if (st req \geq= 3'h6) begin
     next st req = 3'b001;
  end
  else begin
     next st req = st req + 3'b001;
  end
end
endmodule
```

This code is almost same to the previous code. It uses counter instead of shifter and uses the counter as state variable.

Parameter is not used because this logic works correctly only when number of lamps are 3.

Number of FF is reduced from previous 6 to 3. However adder and 7 3-bit comparators are newly needed.

file name: lp\_seq\_cnt.v

You may come to an idea shown below. It can work almost same to the module we wrote. But it is not synthesizable. Do not try to write a target module code in this way. The target module must go into silicon.

At each clock rise time do something, and it must be repeated forever. The basic behavior of the lamps must looks like the code below.

```
always begin

@ (posedge clk) | lp[2:0] = 3'b001;

@ (posedge clk) | lp[2:0] = 3'b010;

@ (posedge clk);

@ (posedge clk) | lp[2:0] = 3'b100;

@ (posedge clk);


@ (posedge clk);

end
```

This does not care about reset signal.




Next think how to handle reset.



A code block below written on the idea in the previous page is **not** synthesizable. It can be used only as a model of the target module, if you want.

```
Use "disable" to
Discontinue loop of updating lamp signal.
                                             discontinue the loop.
                                          Use another always
Turn off lamps triggered by reset signal.
                                            construct and reset lp
                                            when rst asserted.
always begin: main loop
 @ (posedge clk) lp[2:0] = 3'b001;
                                       always
 @ (posedge clk) lp[2:0] = 3'b010;
                                        @ ( posedge clk or posedge rst )
 @ (posedge clk);
 @ (posedge clk) lp[2:0] = 3'b100;
                                       begin
                                          if (rst == 1'b1) begin
 lp[2:0] = 3'b000;
 @ (posedge clk); two cycles.
                                           disable main loop;
end
                                          end
                                        end
```


Ex 4-2. Counter with limiter: Write a 8-bit counter module which add 1 to its 8-bit output cnt\_y at each clock rise time. The counter value must become 0 on reset and each time it is going to become larger than a constant value (CNTY\_LMT).




The value of the counter must be memorized so that it can be incremented by 1 at each clock rise time. Therefore, it must be implemented as a 8-bit flip-flop.


cnt\_y must be defined as an output of a flip-flop whose bit width is 8.

And the input for this flip-flop, next\_cnt\_y, can be defined as an output of the combinational logic shown in this slide.





next\_cnt\_y, the output of the combinational logic shaded by the blue oval, can be coded as shown in this slide.



Now, create a file named cntr\_w\_lmt.v for Ex 4-2. Write a test bench in the same file.

```
module cntr_w_lmt ( clk, rst_n, cnt_y );
parameter CNTY BW = 8;
parameter CNTY LMT = 200; // limiter for counter max
input clk, rst n;
output [CNTY_BW-1:0] cnt_y;
wire clk, rst n;
reg [CNTY_BW-1:0] cnt_y; // FF for counter
wire [CNTY_BW-1:0] next_cnt_y; // input for counter FF
always @ (posedge clk or negedge rst_n ) begin
 if (rst n == 1'b0) begin
  cnt y \le \{ CNTY BW \{1'b0\} \} ;
 end
 else begin
  cnt y <= next cnt y;
 end
end
assign next_cnt_y = ( cnt_y == CNTY_LMT )?
                 `{ CNTY BW {1'b0} } : cnt_y + 1 ;
endmodule
```

```
module test cntr w lmt;
parameter \overline{HF}_\overline{CYCL} = 50;
parameter CYCL = HF_CYCL * 2;
parameter CNTY BW = 8;
defparam cntr w lmt 01.CNTY LMT = 7;
reg clk, rst n;
wire [CNTY BW-1:0] cnt y;
cntr_w_lmt cntr_w_lmt_01 ( .clk(clk), .rst_n(rst_n), .cnt_y(cnt_y) );
initial begin
rst n = 1'b0;
\#(\overline{C}YCL^*2) rst_n = 1'b1;
#(CYCL*20) $finish;
end
always begin
clk = 0; #HF_CYCL;
clk = 1; #HF CYCL;
end
always @ (posedge clk) begin
 $strobe( "time=%d, rst_n=%b, cnt_y=%d",
          $stime, rst n, cnt y);
end
                                                              Run this file and
endmodule
```


file name: cntr\_w\_lmt.v

check the result.

#### A sample result

```
50, rst n=0, cnt y= 0
time=
         150, rst_n=0, cnt_y= 0
time=
         250, rst n=1, cnt y=1
time=
         350, rst_n=1, cnt_y= 2
time=
         450, rst n=1, cnt y= 3
time=
         550, rst_n=1, cnt_y= 4
time=
time=
         650, rst n=1, cnt y=5
      750, rst_n=1, cnt_y= 6
time=
         850, rst n=1, cnt y=7
time=
time= 950, rst_n=1, cnt_y= 0
time=
        1050, rst n=1, cnt y= 1
        1150, rst_n=1, cnt_y= 2
time=
      1250, rst n=1, cnt y= 3
time=
      1350, rst_n=1, cnt_y= 4
time=
        1450, rst n=1, cnt y=5
time=
time=
        1550, rst_n=1, cnt_y= 6
time= 1650, rst n=1, cnt y= 7
time=
      1750, rst n=1, cnt y= 0
time= 1850, rst n=1, cnt y= 1
time= 1950, rst n=1, cnt y= 2
      2050, rst_n=1, cnt_y= 3
time=
        2150, rst_n=1, cnt_y= 4,
time=
Halted at location **cntr_w_Imt.v(
```

Ex 4-3. Up down counter and STT: Write an up/down counter which count up to CNT\_MX by 1 and then count down to CNT\_MIN by 2. When it reaches CNT\_MIN or going to become smaller than CNT\_MIN, start counting up again to CNT\_MX and after it reaches CNT\_MX, count down to CNT\_MIN. Repeat this up and down operation until asynchronous active low reset signal applied. Use Verilog2001. Write a state transition table, STT, before writing the code.




Because this system must behave differently while counting up and counting down. There must be some kind of state variable needed. cnt\_y and state must be defined as flip-flop to memorize their values.

## How many signals do we need which must be memorized???

Do we need state??



Yes, we need.



## How many signals do we need which must be memorized???


Do we have to memorize counter value??



cnt\_y must be memorized.

cnt\_y must be a flip-flop.

Yes, we have to because it must keep its value for one cycle.



Now, draw a state transition table for state variable and cnt\_y.

event state		ST_INTL	ST_UP	ST_DWN	
rst_n=0		□ ST_INTL			
rst_n=1	clk	cnt_y = 0	if cnt_y>=CNT_MX  cnt_y = cnt_y-2  ST_DWN  else cnt_y = cnt_y+1	if cnt_y<=CNT_MIN+1  cnt_y = cnt_y+1  ST_UP  else  cnt_y = cnt_y-2	
other than above		no-operation			

Now, define flip-flops for state and cnt\_y.

```
always @ ( posedge clk or negedge rst_n ) begin
  if ( rst_n == 1'b0 ) begin
    state <= ST_INTL;
  end
  else begin
    state <= next_state;
  end
end

always @ ( posedge clk ) begin
  cnt_y <= next_cnt_y;
  end
  initialize</pre>
You m
cnt_y <= next_cnt_y;</pre>
  You m
```

The code must looks like the one shown on this slide.

You must follow the template of a flip-flop.

You may use reset signal to initialize cnt\_y, but we do not have to apply reset signal to cnt\_y. The code shown in this slide dose not apply reset on cnt\_y.


Next, create logic for next\_state.


event state		ST_INTL	ST_UP	ST_DWN	
rst_n=0					
rst_n=1	clk	ST_UP	if cnt_y>=CNT_MX  ⇒ ST_DWN else no change	if cnt_y<=CNT_MIN+1	

next\_state = ST\_UP;


For the state ST\_INTL, state always changes to ST\_UP.

Therefore the code corresponding this box, is "next\_state = ST\_UP; ".





Integrate these three sentences into one by using case statement.



#### We can get this table for cnt\_y.

event state	ST_INTL	ST_UP	ST_DWN	
rst_n=0	no-operation			
rst_n=1	cnt_y = 0	if cnt_y>=CNT_MX cnt_y = cnt_y-2 else cnt_y = cnt_y+1	if cnt_y<=CNT_MIN+1 cnt_y = cnt_y+1 else cnt_y = cnt_y-2	

Applying the same procedure, we can get a logic block for cnt\_y.

event		ST_INTL	ST_UP	ST_DWN	
rst_n=0		no-operation			
rst_n=1	clk	cnt_y = 0	cnt_y = cnt_y-2	if cnt_y<=CNT_MIN+1 cnt_y = cnt_y+1 else cnt_y = cnt_y-2	
case ( state ) ST_INTL : begin next_ cnt_y = 0; end					
ST_UP : begin next_ cnt_y = (cnt_y >= CNT_MX)? crt_y-2 : cnt_y+1 ; end ST_DWN : begin					
=			cnt_y <= CNT_MIN+1)  Now. combine	? cnt_y+1 : cnt_y-2 ; these pieces of code into	
				one file named updwn_cntr_w_lmt.v.	

```
module updwn_cntr_w_lmt ( clk, rst_n, cnt_y );
parameter CNTY BW = 8;
parameter CNT \overline{M}X = 100; // must not be smaller than 2,
                           // nor larger than 2**CNTY_BW -1
parameter CNT_MIN = -30; // must smaller than CNT_MX-1, but
                            // must not be smaller than -2**(CNTY BW-1)
parameter ST INTL = 2'b00;
parameter ST UP = 2'b01;
                                            cnt_y must be declared as
parameter ST DWN = 2'b10;
                                            signed because it must be
                                            able to handle negative
input clk, rst n;
                                            value.
output signed [CNTY_BW-1:0] cnt_y;
wire clk, rst n;
reg signed [CNTY BW-1:0] cnt y; // FF for counter
reg [1:0] state; // FF for state variable
reg [1:0] next_state; // non-FF, input for state FF
reg signed [CNTY BW-1:0] next cnt y; // non-FF, input for counter FF
```

```
// FF definitions
always @ (posedge clk or negedge rst_n ) begin
 if (rst n == 1'b0) begin
  state <= ST INTL;
 end
 else begin
  state <= next state ;
 end
end
// inputs for FF data creattion
always @ ( state or cnt_y ) begin
case (state)
  ST INTL: begin
         next state = ST UP;
     end
  ST UP
          : begin
         next_state = (cnt_y >= CNT_MX)? ST_DWN : state ;
     end
  ST DWN: begin
         next_state = (cnt_y <= CNT_MIN+1)? ST_UP : state ;</pre>
     end
  default : begin
                               default is added to avoid
         next_state = 2'bxx;
                               creating a latch for next_state.
     end
endcase
```

end



```
always @ (posedge clk) begin
  cnt y <= next cnt y;
end
always @ ( state or cnt_y ) begin
 case (state)
 ST INTL: begin // initialize counter in INTL state
         next_cnt_y = { CNTY_BW {1'b0} } ;
     end
  ST UP
           : begin // next_cnt_y must not eceed CNT_MX
         next\_cnt\_y = (cnt\_y >= CNT\_MX)? cnt\_y-2 : cnt_y+1;
     end
  ST_DWN: begin // next_cnt_y must not be smaller than CNT MIN
         next\_cnt\_y = (cnt\_y \le CNT\_MIN+1)? cnt\_y+1 : cnt\_y-2;
     end
  default : begin
         next_cnt_y = { CNTY_BW {1'bx} } ;
     end
                                        default is added to avoid a
 endcase
end
                                        latch for next cnt y.
endmodule
```

file name: updwn\_cntr\_w\_lmt.v



```
module test_updwn_cntr_w_lmt;
parameter HF_CYCL = 50;
parameter CYCL = HF_CYCL * 2;
parameter CNTY BW = 8;
defparam updwn_cntr_w_lmt_01.CNT_MX = 4;
defparam updwn_cntr_w_lmt_01.CNT_MIN = -5;
reg clk, rst n;
wire signed[CNTY_BW-1:0] cnt_y;
updwn_cntr_w_lmt updwn_cntr_w_lmt_01 (
                               .clk(clk), .rst_n(rst_n), .cnt_y(cnt_y)
initial begin
rst n = 1'b0;
\#(\overline{C}YCL^*2) \text{ rst_n} = 1'b1;
#(CYCL*20) $finish;
end
```



file name: test\_updwn\_cntr\_w\_lmt.v


Run test\_updwn\_cntr\_w\_lmt.von your PC and check the result.
Try changing parameters.

#### A sample result


defparam updwn\_cntr\_w\_lmt\_01.CNT\_MX = 4;
defparam updwn\_cntr\_w\_lmt\_01.CNT\_MIN = -5;

```
50, rst n=0, cnt y= 0
time=
         150, rst_n=0, cnt_y= 0
time=
         250, rst n=1, cnt y=
time=
time=
         350, rst n=1, cnt y=
time=
         450, rst n=1, cnt y=
time=
         550, rst_n=1, cnt_y= 3
         650, rst n=1, cnt y=
time=
time=
         750, rst n=1, cnt y=2
time=
        850, rst n=1, cnt y= 0
         950, rst_n=1, cnt_y= -2
time=
        1050, rst n=1, cnt y=-4
time=
time=
        1150, rst_n=1, cnt_y= -3
        1250, rst n=1, cnt_y= -2
time=
time=
       1350, rst n=1, cnt y=-1
time= 1450, rst n=1, cnt y= 0
time= 1550, rst n=1, cnt y=
      1650, rst n=1, cnt y=
time=
time=
        1750, rst n=1, cnt y=3
time= 1850, rst n=1, cnt y=
time= 1950, rst n=1, cnt y= 2
time= 2050, rst_n=1, cnt_y= 0
time= 2150, rst n=1, cnt y= -2
Halted at location **updwn_cntr_w_/
```

Ex. 4-4. Sequential accumulator with overflow checker: Write a module which accumulates 4-bit input in\_a at each clock rise time. The accumulation must be done only when in\_a is valid. If it is not valid, discard it. in\_a is invalid when ABS(in\_a) is larger than a predefined value MX\_IN or accumulation will cause overflow. The first in\_a, right after reset negated, must be neglected. The accumulated value must be placed on 8-bit output, sig\_acc. The module must place 1 to output ovf\_flg when in\_a will cause overflow. Also it must place 1 to output ovr\_mx when ABS(in\_a) is larger than MX\_IN. Use Verilgo2001. The initial value of sig\_acc must be 0.



Use FF for outputs, sig\_acc, ovf\_flg, and ovr\_mx. Use \$random to generate random number for test inputs.



# Do we need state to realize the system???

Yes, we do.
Because, there are two cases,
(1) reset is asserted and no
accumulation done, and
(2) reset is negated and
accumulation must be done.

ST\_INTL
no accumulation
ST\_RUN
accumulate in\_a

## How many signals do we need which must be memorized???

- (1) sig\_acc must be memorized to hold the accumulated value.
- (2) ovf\_flg must be memorized so it keeps the same value for one cycle.
- (3) ovr\_mx must be memorized so it keeps the same value for one cycle.

revised in v2r03

About FF output of ovr\_mx and ovf\_flg

You may have a question like "ovr\_mx and ovf\_flg can be implemented as outputs of combinational logic, they may not be implemented as FFs."


Combinational logic idea must looks like the following;

Flag is an output of combinational logic.

The logic means that whenever in\_a + sig\_acc causes overflow, ovf\_flg becomes 1. Therefore ovf\_flg can change its value whenever in\_a or sig\_acc changes.



This will cause the problem shown on the next page.



The logic on the previous slide shows that ovf\_flg becomes 1, while in\_a is 2 and sig\_acc is 32767 because signed 16-bit data can not hold 32769.

Therefore, false signal will appear on ovf\_flg.

If we use FF for ovf\_flg, such false data will not come out. Please look carefully into the sample code and see yourself such false data will not come out.

revised in v2r02

Now we can get the state transition table as below.

event state		ST_INTL	ST_RUN
rst_n=0		sig_acc =0	$ovf_flg = 0$ $ovr_mx = 0$ $\Rightarrow$ $ST_INTL$
rst_n=1	clk	no-operation	<pre>(1) if ABS( in_a ) &gt; MX_IN , ovr_mx=1     else ovr_mx=0 (2) if overflow , ovf_flg =1 else ovf_flg = 0 (3) if ~ovr_mx &amp; ~ovr_flg ,         sig_acc = sig_acc + in_a     else sig_acc = sig_acc</pre>
	other than above no-operation		no-operation

First, think state control logic.

This is a state transition table focusing on just a state variable only.

event		ST_INTL	ST_RUN
rst_n=0			
rst_n=1	clk	⊏>ST_RUN	no-change
	other than above		no-change

```
always @ ( posedge clk or negedge rst_n ) begin
 if (rst n == 1'b0) begin
   state <= ST_INTL;
                                         We can get this code.
 end
                                         From ST INTL, state changes to
 else begin
                                         ST_RUN if reset negated.
   state <= next_state ;</pre>
 end
                                         So far as reset asserted, state will
end
                                         never change to ST_RUN even if
                                         next state is assigned the value
assign next state = ST RUN;
                                         ST_RUN always.
```

Next, think ovr\_mx.

# This is a state transition table focusing on just ovr\_mx only. revised in v2r02

event		ST_INTL	ST_RUN	
rst_n=0		ovr_mx=0		
rst_n=1	<b>_</b> clk	no-operation	(1) if ABS( in_a ) <= MX_ else	IN, ovr_mx=0 ovr_mx=1
	other than above	no-op	eration	

always @ (posedge clk or negedge rst\_n ) begin

```
if ( rst_n == 1'b0 ) begin
    ovr_mx <= 0;
end
else begin
    ovr_mx <= next_ovr_mx;
end
end
end
//
wire [3:0] abs_in_a;
assign abs_in_a =
        ( in_a[3] )? -in_a : in_a;</pre>
```

```
always @ ( state or abs_in_a ) begin
    case ( state )
    ST_INTL : begin
    next_ovr_mx = ovr_mx;
    __end
    ST_RUN : begin
    next_ovr_mx_flg =
        ( abs_in_a <= MX_IN ) ? 0 : 1;
    end
    endcase
end
```

Next, think ovf\_flg.

#### This is a state transition table focusing on just ovf\_flg only.

event		ST_INTL	ST_RUN	
rst_n=0		/ ovf_flg =0		
rst_n=1	clk	no-operation	(2) if overflow, ovf_flg =1 else ovf_flg = 0	
	other than above	no-op	eration	

always @ (posedge clk or negedge rst\_n ) begin

```
if ( rst_n == 1'b0 ) begin
   ovf_flg <= 0;
end
else begin
   ovf_flg <= next_ovf_flg;
end
end
//</pre>
```

```
always @ (state or in_a) begin
    case (state)
    ST_INTL: begin
        next_ovf_flg = ovf_flg;
    __end ____
    ST_RUN: begin
        next_ovf_flg = See next page
        end
    end
endcase
end
```

Overflow can be detected by checking sign bits of the result and operands as in the expression below. It checks sign bits of next\_sig\_acc, that is a result of sig\_acc+in\_asig\_acc, and next\_sig\_acc, and in\_a.


next\_ovf\_flg = (\( \langle \cdot \cd

#### This is a state transition table focusing on sig\_acc


event	ST_INTL	ST_RUN
rst_n=0	sig_acc = 0	
rst_n=1	no-operation	(3) if ~ovr_mx & ~ovr_flg, sig_acc = sig_acc + in_a else sig_acc = sig_acc

In this procedure, sig\_acc is given a new value in a path but not given any value in the other path. There are two ways to implement this as shown below. A style on the left is used for ovr\_mx and ovf\_flg.

```
always @ (posedge ,,,) begin
                                                always @ (posedge ...) begin
 sig acc = next sig acc;
                                                 _if√(condition) begin
end
                                                      sig_acc = next_sig_acc;
always @ ( ,,,, ) begin
                                                 end
 if ( condition + begin
                                                                 always the
                                                end
   next_sig_acc =
                                                                 same .
sig_acc+in_a;
                                                always @ ( ,,,, ) begin
                               different on
 end
                                                   next sig acc = sig acc+in a;
                               condition
 else begin
                                                end
   next sig acc = sig acc;
                                             FF with enable input
  end
            FF without enable input
end
```



next\_sig\_acc is not sig\_acc+in\_a depending on *condition*.



next\_ovf\_flg can not be calculated correctly by the expression below because depending on *condition*, next\_sig\_acc is not sig\_acc+in\_a.

next\_ovf\_flg is correct only when next\_sig\_acc is sig\_acc+in\_a.



We have to use "FF with enable input" sytle for sig\_acc so that next\_ovf\_flg has correct value always.

## This is a state transition table focusing on sig\_acc

event	ST_INTL	ST_RUN
rst_n=0	sig_acc = 0	
clk	no-operation	(3) if ~ovr_mx & ~ovr_flg, sig_acc = sig_acc + in_a else sig_acc = sig_acc

always @ (posedge clk or negedge rst\_n) begin

```
if ( rst_n == 0) begin
    sig_acc = 0;
end
else begin

if ( in_a_valid ) begin
    sig_acc = next_sig_acc;
end
end
end
end
//
assign next_sig_acc =
    sig_acc + in_a;
```

```
module acc_w_fltr ( clk, rst_n, in_a, sig_acc, ovr_mx, ovf_flg );
parameter IN_BW = 4;
parameter O\overline{U}T_BW = 8;
parameter MX_{\overline{IN}} = 5;
                                       Parameters are introduced
                                       to make the code flexible.
parameter ST INTL = 1'b0;
parameter ST RUN =1'b1;
input clk, rst n;
input signed [IN_BW-1:0] in_a;
output signed [OUT_BW-1:0] sig_acc;
output ovr_mx, ovf_flg; // overflow indicator and over MX_IN indicator
wire clk, rst n;
wire signed [IN_BW-1:0] in_a;
reg signed [OUT_BW-1:0] sig_acc; // FF for accumulation
reg ovr_mx, ovf_flg; // FF for overflow indicator and over MX_IN indicator
```

```
reg state; // FF, state
wire next state; // input for state FF
wire signed [OUT_BW-1:0] next_sig_acc; // input for FF sig_acc
reg next_ovf_flg, next_ovr_mx; // non-FF, input for ovf_flg FF and ovr_mx FF
reg in_a_valid; // non-FF, enable flag to set sig_acc FF
wire [IN BW-1:0] abs in a; // absolute value of in a
// logic start
// state FF and state control logic
always @ (posedge clk or negedge rst_n) begin
  if ( rst_n == 1'b0 ) begin
   state <= ST INTL:
  end
  else begin
   state <= next state;
  end
end
assign next state = ST RUN;
```



```
// over max flag
assign abs_in_a = (in_a[IN_BW-1])? -in_a: in_a; // absolute value of in_a
always @ (state or abs_in_a) begin
 case (state)
  ST_INTL: begin
      next ovr_mx = ovr_mx ;
    end
  ST RUN: begin
      next_ovr_mx = ( abs_in_a <= MX_IN ) ? 1'b0 : 1'b1 ;
    end
  default : begin next ovr mx = 1'bx ; end
 endcase
end
                                       default is added for debug
always @ ( posedge clk or negedge rst_n ) begin
 if (rst n == 1'b0) begin
   ovr_mx <= 0;
 end
 else begin
   ovr mx <= next ovr mx;
 end
end
//
```

```
// overflow flag
wire ovf tmp; // temporally work for next ovf flg
assign ovf tmp =
  ( (~sig_acc[OUT_BW-1]) & (~in_a[IN_BW-1]) & next_sig_acc[OUT_BW-1] ) |
   sig_acc[OUT_BW-1] & in_a[IN_BW-1] & (~next_sig_acc[OUT_BW-1]) )?
   1'b1:1'b0:
always @ ( state or in_a ) begin
 case (state)
  ST INTL: begin
      next_ovf_flg = ovf_flg ;
     end
  ST RUN: begin
                                            default is added for debug
      next ovf flg = ovf tmp;
     end
  default : begin next ovf flg = 1'bx ; end
 endcase
end
always @ ( posedge clk or negedge rst_n ) begin
 if (rst n == 1'b0) begin
   ovf flg \leq 0;
 end
 else begin
   ovf flg <= next ovf flg;
 end
end
```

```
// enable flag, in_a_valid, control logic
always @ (state or next_ovr_mx or next_ovf_flg ) begin
 case (state)
  ST INTL: begin
       in_a_valid = 1'b1;
     end
  ST RUN: begin
       in_a_valid = ((~next_ovr<mark>_</mark>mx) & (~next<u>\</u>ovf_flg))? 1'b1 : 1'b0 ;
     end
  default : begin
                                     next_ovf_flg is used instead of ovf_flg.
       in_a_valid = 1'bx;
                               next_ovr_mx is used instead of ovr_mx.
     end
 endcase
end
                              default is added for debug
```



```
// sig_acc FF and sig_acc control logic
always @ (posedge clk or negedge rst_n) begin
 if (rst n == 1'b0) begin
   sig_acc = {OUT_BW{1'b0}};
 end
 else begin
  if (in_a_valid) begin
    sig_acc = next_sig_acc ;
   end
 end
end
// next_sig_acc must always be set to caluculate ovf_ind
assign next_sig_acc = sig_acc + in_a; // Verilog2001
//
```

endmodule

file name: acc\_w\_fltr.v

```
module test_acc_w_fltr;
parameter IN_BW = 4;
defparam acc_w_fltr_01.IN_BW = IN_BW;
parameter OUT_BW = 8;
defparam acc w fltr 01.OUT BW = OUT BW;
defparam acc_w_fltr_01.MX_IN = 5;
parameter HF_CYCL = 5;
parameter CYCL = HF CYCL * 2;
parameter TST_CYCL = 300;
reg clk, rst_n;
reg signed [IN_BW-1:0] in_a;
wire signed [OUT_BW-1:0] sig_acc;
wire ovf_flg, ovr_mx;
integer k;
```



```
// module connection
acc_w_fltr acc_w_fltr_01 ( .clk(clk), .rst_n(rst_n),
                       .in_a(in_a), .sig_acc(sig_acc),
                       .ovr_mx(ovr_mx), .ovf_flg(ovf_flg) );
always begin
 clk=0; #HF_CYCL;
 clk=1; #HF_CYCL;
end
initial begin
 rst n = 1'b0;
 \#CYCL rst n = 1'b1;
 \#(CYCL^{*}29) rst_n = 1'b0;
 #CYCL rst_n = 1'b1;
 #(CYCL * TST_CYCL) $finish;
end
```

```
// give random numbers for in_a
initial begin
 #CYCL;
 for (k=0; k \le TST_CYCL+30; k = k+1) begin
  in_a = $random;
  #CYCL:
 end
                        32-bit random number is created.
end
// observe signals at clock rise time
always @ (posedge clk) begin
 $strobe
 ("t=%d, r=%b, in_a=%d, acc=%d, ovr_mx=%b, ovf=%b",
 $stime, rst_n, in_a, sig_acc, ovr_mx, ovf_flg );
end
endmodule
`include "acc_w_fltr.v"
```

file name: test\_acc\_w\_fltr.v

Now, run this file on your PC and see the result.

#### parameter OUT\_BW = 8;


#### A part of a sample result

```
t= 515, r=1, in_a= 2, acc= -1, ovr_mx=0, ovf=0
t= 525, r=1, in_a= -6, acc= -1, ovr_mx=1, ovf=0
t= 535, r=1, in_a= 1, acc= 0, ovr_mx=0, ovf=0
t= 545, r=1, in_a= -8, acc= 0, ovr_mx=1, ovf=0
t= 555, r=1, in_a= -8, acc= 0, ovr_mx=1, ovf=0
t= 565, r=1, in_a= -7, acc= 0, ovr_mx=1, ovf=0
t= 575, r=1, in_a= -5, acc= -5, ovr_mx=0, ovf=0
t= 585, r=1, in_a= 6, acc= -5, ovr_mx=1, ovf=0
t= 595, r=1, in_a= 6, acc= -5, ovr_mx=1, ovf=0
t= 605, r=1, in_a= -2, acc= -7, ovr_mx=0, ovf=0
t= 615, r=1, in_a= -4, acc=-11, ovr_mx=0, ovf=0
t= 625, r=1, in_a= -6, acc=-11, ovr_mx=1, ovf=1
t= 635, r=1, in_a= -5, acc=-16, ovr_mx=0, ovf=0
```

-11 + (-6) = -17, it can not be held in 5-bit variable, therefore overflow detected.


To make overflow easily occur, OUT\_BW is changed to 5 instead of 8.


Ex. 4-5. Automatic test bench: Write a test bench which can automatically test the module acc\_w\_fltr written in Ex. 4-4. The test bench must check, at each clock rise time, sig\_acc, ovr\_mx, and ovf\_flg are calculated correctly.




ovr\_mx can easily become 1, therefore the test bench focuses on overflow. There are two types of overflow, large positive number becomes negative and small negative number becomes positive. The test bench runs until both types of overflow occur.

First, let's write a task as a golden model of acc\_w\_fltr which is invoked at each clock rise time and behaves same to the target module.





### input signal generation



This is a procedure to check the module acc\_w\_fltr. First, input is accumulated until overflow occurs. and input is accumulated again until another type of overflow occurs.

#### golden model task model tsk; reg signed [OUT\_BW-1:0] next\_acc ; begin else begin if( rst n == 1'b0 ) begin if (mdl run) begin mdl acc = 0; 'next\_acc = mdl\_acc + in\_a; mdl ovf = 0; mdl ovf =mdl mx = 0; ((in\_a >= 0) & (mdl\_acc >= 0) & (next\_acc < 0)) | mdl run = 0; $((in a < 0) & (mdl_acc < 0) & (next_acc >= 0));$ end if ( mdl\_run ) begin $mdl mx = ((in_a > MX_IN) | (in_a < -MX_IN))?$ 1:0: mdl acc = (mdl\_ovf | mdl\_mx )? mdl\_acc: mdl\_acc + in\_a; model tsk end else begin/mdl\_run = 1; end check reset end You can see golden model active No endtask ves **J** is much simpler than the mdl run mdl acc=0 in\_a valid? invalid , =Ø mdl\_ovf=0 target module. In the model, mdl run ≠1 mdl\_mx=0 valid we don't have to care about mdl\_run=0 mdl\_acc=mdl\_acc+in\_amdl\_ovf=,,, hardware resources such as mdl mx=,,, mdl\_ovf=0 mdl\_mx=0 end flip-flops. 239

### RTL programming rules

(1) For y = a op b; , where op is a verilog operator, bit size of a and b are extended to the bit size or y.

This is true for the case of  $a \ge b$ . a and b are sized to Max( bit size of a, bit size of b). See an example below for detail.

wire signed [7:0] a, b; wire signed [7:0] c; reg flg1, flg2;

assign c = a + b;

flg1 = ( c > 0 )? 1: 0;


flg2 = 
$$(|a+b>0|)$$
? 1: 0;

By this assignment, c will be 36 of which bit pattern is 0010\_0100, if a is -106 of wich bit pattern is 1001\_0110, b is -114 of which bit pattern is 1000\_1110. This means overflow occurred in calculating c.

Therefore, this may become true if a and b are negative and overflow occurs.

However, this will never becomes true, even if overflow occurs for 8-bit negative a and b. Because 0 means 32-bit value, a + b is calculated after a and b are size-extended to 32-bit.

#### test input generation



To make in\_a stable at clock rise time, negedge of the clock is used.


```
always begin @ ( negedge clk );
in_a = ($random % 8); // in_a is from -7 to 7
end

modulus operator
```

For testing 8-bit sig\_acc and 4-bit in\_a, random number may not be a good idea to apply. Because it will need many simulation cycles to make overflow of sig\_acc.

To make overflow of 8-bit sig\_acc by adding 4-bit in\_a, apply the same sign values until overflow occurs.

no error end



```
module test_auto_acc_w_fltr ;
parameter HF CYCL = 5;
parameter CYCL = HF_CYCL * 2;
                                                     Using smaller bit width 5
parameter MX T = 50\overline{0}; // max test cycle time
                                                     for sig acc than the
                                                     specification of Ex. 4-4.
parameter IN BW = 4;
defparam acc_w_fltr_01.IN_BW = IN_BW;
parameter OUT BW = 5;
defparam acc_w_fltr_01.OUT_BW = OUT_BW;
parameter MX \overline{N} = \overline{5};
defparam acc_w_fltr_01.MX_IN = MX_IN;
reg clk, rst_n;
reg signed [IN_BW-1:0] in_a;
wire signed [OUT_BW-1:0] sig_acc;
wire ovr mx, ovf flg;
reg signed [OUT_BW-1:0] mdl_acc; // output of model
reg mdl_ovf, mdl_mx, mdl_run; // output of model
reg posi_ovf, neg_ovf; // indicator to show what kind of overflow occurred
integer k; // loop counter
```

```
initial begin // main root to check result
posi ovf = 0; // first no overflow
neg_ovf = 0; // first no overflow
for (k = 0; k \le MX_T; k = k+1) begin // loop to test
 @(posedge clk ) begin
 model tsk; // invoke the golden model
 #1 checker; //compare target and golden
 if (ovf_flg) begin
   if (sig_acc > 0) begin
     posi ovf = 1; // set positive to negative overflow
   end
  else begin
    neg_ovf = 1; // set negative to positive overflow
   end
 end
 if (posi_ovf & neg_ovf) begin // two types of overflow occurred
      $display ( "test OK" );
      #5 $finish;
 end
end
end
$display("test not complete in %d cycle", // only one or no overflow occurred
         MX T);
end
```

```
task checker; // compare simulation result with golden model
begin
if ( sig_acc != mdl_acc ) begin
 $display
     ("error in acc, model=%d, tgt=%d",
           mdl_acc, sig_acc);
 #5 $finish:
end
if ( ovf_flg != mdl_ovf ) begin
 $display
    ("error in ovf_flg, model=%b, tgt=%b",
           mdl_ovf, ovf_flg );
 #5 $finish;
end
if ( ovr_mx != mdl_mx ) begin
 $display
    ("error ovr_mx, model=%b, tgt=%b",
           mdl_mx, ovr_mx);
 #5 $finish;
end
end
endtask
```

```
task model_tsk; // golden model of the target module
reg signed [OUT BW-1:0] next acc;
begin
                                              Important
if (rst n == 1'b0) begin
                            If we use ( mdl_acc+in_a ) < 0 instead of
 mdl acc = 0;
                            next acc < 0, overflow is not detected correctly.
 mdl ovf = 0;
                            Because 0 is 32-bit, therefore mdl acc+ in a is
 mdl mx = 0;
                            calculated after both operand are extended to
 mdl run = 0;
                            32-bit. Overflow will not occur for such large bit
end
                            size. We are adding at most 8-bit values.
else begin
 next acc = mdl acc + in a;
 mdl_ovf = ((in_a >= 0) & (mdl_acc >= 0) & (next_acc < 0)) |
           ((in_a < 0) & (mdl_acc < 0) & (next_acc >= 0));
 if (mdl run ) begin
   mdl_mx = ((in_a > MX_IN) | (in_a < -MX_IN))?
        1:0;
   mdl_acc = (mdl_ovf | mdl_mx )? mdl_acc : mdl_acc + in_a;
 end
 else begin mdl_run = 1; end
end
// $strobe("t=%d, run=%b, in a=%d, acc=%d, mx=%b, ovf=%b",
     $stime, mdl_run, in_a, mdl_acc, mdl_mx, mdl_ovf ); // for debug
end
endtask
```


```
always begin @ ( negedge clk );
 in_a = ($random % 8); // in_a is from -7 to 7
end
always begin
 clk = 0; #HF CYCL;
 clk = 1; #HF CYCL;
end
initial begin
rst n = 0;
\#(CYCL*5) rst n = 1;
end
// connection to target module
acc w_fltr acc_w_fltr_01 ( .clk(clk), .rst_n(rst_n),
                          .in_a(in_a), .sig_acc(sig_acc),
                          .ovr_mx(ovr_mx), .ovf_flg(ovf_flg));
//always @( posedge clk ) begin // for debug
//$strobe("t=\%d, rst=\%b, in_a=\%d, acc=\%d, mx=\%b, ovf=\%b",
     $stime, rst n, in a, sig acc, ovr mx, ovf flg);
//end
endmodule
`include "acc w fltr.v"
```

file name: test\_auto\_acc\_w\_fltr.v

#### This simulation is done with \$strobe A part of a sample result: system task active in model tsk. 185. in\_a= 5, acc= 14, mx=0. ovf=0 run=1. t= 185. rst=1. 5, acc= 14. mx=0. in a= ovf=0 195. $in_a = -1$ , acc = 13, run=1. mx=0. ovf=0 $in_a = -1$ , acc = 13, 195, rst=1, mx=0. ovf=0 $in_a = -6$ , acc = 13, 205. ovf=0 run=1. mx=1. 205. in a = -6, acc = 13. ovf=0 The golden rst=1. mx=1. 215. ovf=1 run=1. in a= 7. acc= 13. mx=1. model's 215. 7, acc= 13, rst=1. in a= mx=1. ovf=1 output 2, acc= 15, mx=0. ovf=0 t= 225. run=1. in a= <u>t</u>= 2, acc= 15, 225, rst=1. mx=0. ovf=0 in a= t= 235. run=1. in a = -2. acc = 13. mx = 0. ovf = 0The target model's 395. rst=1. in a = -5, acc = -14, mx = 0, ovf = 0t= output 405, run=1, in a= 3, acc=-11, mx=0, ovf=0 405, rst=1, $in_a = 3, acc = -11,$ mx=0. ovf=0 415, t= in a = -3. acc = -14. mx=0. ovf=0 run=1. 415, in a = -3, acc = -14. ovf=0 t= rst=1. mx=0. t=425. run=1, in a = -6, acc = -14. mx=1. **†=** 425. rst=1. in a = -6. acc = -14. mx = 1. ovf = 1test OK Halted at location \*\*test\_auto\_acc\_w\_fltr.v(48) time


Ex 4-6. Serial bit pattern detector: Write a module which receives 1-bit data sirl\_in at every clock rise time and check if the received bit pattern becomes 8'b1111\_1010 or 8'b1100\_0011, MSB correspond to older bit and LSB corresponds to the newest bit received.


If 8'b1111\_1010 received then place 1 to an 1-bit output signal vld\_flg until 8'b1100\_0011 received. If 8'b1100\_0011 received then place 0 to vld\_flg. Apply a synchronous reset signal rst to the module and reset vld\_flg to 0 when rst asserted.




The module have to memorize 8 bits serial input bit string and compare it to 8'b1111\_1010 and 8'b1100\_0011. Use shift register to memorize serially given 8-bit data.


The whole module must looks like below.








Shift register part can be written as below.



```
assign ptrn = { s_rg, sirl_in };

always @ ( posedge clk ) begin
  if ( rst == 1'b1 ) begin
    s_rg[6:0] <= 0;
  end
  else begin
    s_rg[0] <= sir_in;
    s_rg[1] <= s_rg[0];
    s_rg[2] <= s_rg[1];
    s_rg[3] <= s_rg[2];
    s_rg[4] <= s_rg[3];
    s_rg[5] <= s_rg[4];
    s_rg[6] <= s_rg[5];
  end
end</pre>
```

# Pattern checking and flag setting part can be written as below.



```
assign stt_flg = (ptrn == STT_PTN);
assign end_flg = (ptrn == END_PTN);
always @ ( ptrn or stt_flg ) begin
  if ( stt_flg ) begin
    next_vld_flg = 1;
end
else begin
    next_vld_flg = 0;
end
else begin
    next_vld_flg = stt_flg;
end
end
end
```

```
always @ ( posedge clk ) begin
  if ( rst == 1'b1 ) begin
    vld_flg <= 0;
  end
  else begin
    vld_flg <= next_vld_flg;
  end
end</pre>
```

```
module bit_ptrn_chk ( clk, rst, sirl_in, vld_flg );
parameter STT PTN = 8'b1111 1010; // hex fa
parameter END PTN = 8'b1100 0011; // hex c3
input clk;
input rst;
input sirl in;
output vld flg;
wire clk;
wire rst:
wire sirl in:
reg vld flg; // FF
reg next vld flg; // non-FF
wire [7:0] ptrn;
reg [6:0] s_rg; // FF, shift register
reg [6:0] next s rg; // non-FF
wire stt flg;
wire end flg;
assign ptrn = { s_rg, sirl_in };
assign stt flg = (ptrn == STT PTN);
assign end_flg = (ptrn == END_PTN);
```

Coding example.

```
always @ ( ptrn or stt_flg ) begin
    if ( stt_flg ) begin
        next_vld_flg = 1'b1;
    end
    else begin
        if ( end_flg ) begin
            next_vld_flg = 1'b0;
    end
    else begin
        next_vld_flg = vld_flg;
    end
    end
end
```

```
always @ (posedge clk) begin
 if (rst == 1'b1) begin
  s_rg[6:0] <= 7'b0000_000;
 end
 else begin
  s rg[0] \le sirl in;
  s_rg[1] <= s_rg[0];
  s_rg[2] <= s_rg[1];
  s rg[3] \le s rg[2];
  s_rg[4] \le s_rg[3];
  s_rg[5] \le s_rg[4];
  s_rg[6] <= s_rg[5];
end
end
always @ (posedge clk) begin
 if (rst == 1'b1) begin
  vld flg <= 1'b0;
 end
 else begin
  vld flg <= next vld flg;
end
end
endmodule
```

Coding example.

It is tedious to assign serial bit date by using initial construct shown below left. Therefore prepare parallel to serial conversion task and use it to generate 32-bit length serial data from 32-bit parallel data.

```
initial begin
          sirl_in = 1;
                                        initial
# CYCL sirl in = 1;
                                           para_sirl( 32'b1101011011010,,,, );
# CYCL sirl in = 0;
                                           para_sirl( 32'b011100,,,, );
# CYCL sirl in = 1;
# CYCL sirl in = 0;
                                        end
# CYCL sirl in = 1;
# CYCL sirl in = 1;
                                         task para_sirl;
# CYCL sirl in = 1;
                                         input [31:0] para_in;
# CYCL sirl in = 0;
                                         integer k;
# CYCL sirl in = 1;
                                         begin
# CYCL sirl_in = 1;
                                         for (k=0; k<32; k=k+1) begin
# CYCL sirl in = 0;
                                           sirl_in = para_in[31-k];
# CYCL sirl in = 1;
                                           @ (negedge clk );
# CYCL sirl in = 0;
                                          end
                                         end
,,,,,,
                                         endtask
,,,
end
```

# Coding example of a test bench.


```
`timescale 1ns/100ps
module test_bit_ptrn_chk;
parameter \overline{HF}_{\overline{C}YCL} = 50;
parameter CYCL + 2;
reg clk, rst; // non-FF
reg sirl in ; // non-FF
wire fla:
bit ptrn chk bit ptrn chk 01(
    .clk(clk), .rst(rst),
    .sirl_in(sirl_in), .vld_flg(flg) );
initial begin
rst = 1'b1:
\#(CYCL^*2) rst = 1'b0;
\#(CYCL*12) rst = 1'b1;
\#CYCL rst = 1'b0;
\#(CYCL*60) rst = 1'b1;
\#CYCL rst = 1'b0 :
#(CYCL*10) $finish;
end
always begin
 clk = 0 : #HF CYCL :
 clk = 1; #HF CYCL;
end
```

```
initial begin
 para sirl (32'hffaf fa0c);
 para_sirl (32'h3faf_ac3f);
 para sirl (32'hc3af ac33);
end
task para sirl;
input [31:0] para_in;
integer k;
begin
for (k=0; k<32; k=k+1) begin
  sirl in = para in[31-k];
  @ (negedge clk );
 end
end
endtask
always @ (posedge clk) begin
 $strobe(
   "t=%d,rst=%b, sirl in=%d, flg=%b",
      $stime, rst, sirl in, flg);
end
endmodule
```

Ex 4-7. Data change range checker: Write a module which receives 8-bit input in\_a at every clock rise time and if a received data is different from the previously received data more than 50, then output 1 on a 1-bit output signal dif\_flg, else output 0. When only one data is received after reset asserted, then assume 0 was received previously.


Assume in\_a is signed and use Verilog2001 specification.


Apply an asynchronous reset rst\_n, active low, to initialize the module. dif\_flg must be set 0 on reset. The output dif\_flg must come out directly from a flip-flop.





To compare current input with the previous input, we must memorize it in an 8-bit flip-flop. To handle signed signal, we have to use "signed" keyword introduced in Verilog2001. The target logic can be structured in a several ways as shown below if there is no specification about how to use FFs. This exercise says that we have to use the diagram shown on the middle right.

The configurations below have basically similar functionalities, but each of them has different timing issues. In general adding one FF result in one cycle delay.









```
Coding example.
```

```
module dif_chk( clk, rst, in_a, dif_flg );
parameter A BW=8;
parameter DIF_LMT = 50;
input clk;
input rst;
input signed [A_BW-1:0] in_a;
output dif flg;
wire clk:
wire rst:
wire signed [A_BW-1:0] in_a;
reg dif_flg; //FF
reg next_dif_flg ; // non-FF
reg signed [A_BW-1:0] prev_a; // FF
wire signed [A_BW-1:0] next_prev_a;
wire signed [A BW-1:0] dif a;
always @ (posedge clk or
           posedge rst) begin
 if (rst == 1'b1) begin
   prev a \leq {A BW{1'b0}};
 end
 else begin
   prev a <= next prev a;
 end
end
```

```
assign next prev a = in a;
assign dif a = in a - prev a;
always @ (posedge clk or
            posedge rst) begin
 if (rst == 1'b1) begin
   dif flg \leq 1'b0;
 end
 else begin
   dif flg <= next dif flg;
 end
end
always @ ( dif_a ) begin
if ( dif_a > DIF_LMT ) begin
  next dif flq = 1'b1;
end
else begin
 next_dif_flg =( dif_a < -DIF_LMT)?</pre>
                1'b1: 1'b0;
end
end
endmodule
```


# Coding example of a test bench.

```
module test dif chk;
parameter A BW=8;
parameter HF CYCL = 50;
parameter CYCL= HF_CYCL * 2;
reg clk, rst; // non-FF
reg signed [A_BW-1:0] in_a; // non-FF
wire dif flg;
dif chk dif chk 01(.clk(clk), .rst(rst),
        .in a(in a), .dif flg(dif flg));
initial begin
rst = 1'b1:
\#(CYCL^*2) rst = 1'b0;
\#(CYCL^*2) rst = 1'b1;
\#CYCL rst = 1'b0:
end
always begin
 clk = 0; #HF CYCL;
 clk = 1; #HF CYCL;
end
```

```
initial begin
in a = 20:
\#CYCL in a = 100;
\#CYCL in a = 30;
\#CYCL in a = 80;
\#CYCL in a = 29;
\#CYCL in a = -21;
\#CYCL in a = -72;
\#CYCL in a = 0;
\#CYCL in a = 44;
\#CYCL in a = 80;
\#CYCL in a = 119:
#CYCL $finish;
end
always @ (posedge clk) begin
 $strobe(
   "t=%d,rst=%b, in a=%d, dif flg=%b",
      $stime, rst, in a, dif flg);
end
endmodule
```

file name: test dif chk.v


Ex 4-8. One byte data buffer: Write a module of 1-byte buffer of which behavior is shown in the wave form below. Read and write operations are synchronized with one clock signal named clk. Use active low asynchronous reset.



# Explanation about the specification.

Request to send wrt\_data by setting wrt\_rq=1 when full=0.

If full=1, the request will be neglected and fail.



Request to receive data to rd\_data when full=1. If full=0, the request will be neglected and fail.


For simplicity, connect rd\_data to buffer itself. This means that there is always some data on rd\_data signal, but it is meaningful only when full=1.

### A state transition table


rst_n	wrt_rq	rd_rq	B_EMPT	B_FUL	
0			□⇒ B_EMPT	□⇒ B_EMPT	
1	0	0	no operation	no operation	
	1	0	wrt_data → d_buffr B_FUL	no operation	
	0	1	no operation		
	1	1	wrt_data → d_buffr □ B_FUL	□⇒ B_EMPT	

There is no operation, d\_buffr  $\rightarrow$  rd\_data, because it is done always as on the right figure.

Write operation to d\_buffr is activated by setting enable signal of FF to 1.




By introducing en, the table can be updated.



#### Final state transition table

rst _n	wrt _rq	rd_ rq	B_EMPT	B_FUL	
0			en=0  B_EMPT	en=0 B_EMPT	
1	0	0	en=0	en=0	
	1	0	en=1 B_FUL	en=0	
	0	1	en=0	en=0 B_EMPT	
	1	1	en=1	en=0 B_EMPT	

The total module is shown on the next page.



This table can be mapped into RTL code as below.

```
case (buf_st)
 B_EMPT: begin
     en = (wrt rq)? 1:0;
   end
 B FUL: begin
      en = 0;
    end
endcase
case ( buf_st )
 B_EMPT : begin
    next_buf_st = ( wrt_rq )?
B_FUL : buf_st ;
   end
 B_FUL : begin
    next_buf_st = ( rd_rq )?
                  B_EMPT: buf_st;
   end
endcase
```

```
module one byte buffr (clk, rst n, wrt rq, wrt data,
                       rd rq, full, rd data);
parameter N_BW = 8;
parameter B_EMPT = 1'b0;
parameter B FUL = 1'b1;
input clk, rst n;
                                        always @ (posedge clk or
input wrt rq;
input [N BW-1:0] wrt data;
                                                            negedge rst n ) begin
                                         if (rst n==1'b0) begin
input rd rq;
                                            buf st <= B EMPT:
                                         end
output full:
output [N BW-1:0] rd data;
                                        else begin
                                           buf st <= next buf st;
wire clk, rst n;
                                           if (en) begin
wire wrt rg;
wire [N BW-1:0] wrt data;
                                             d buffr <= wrt data:
                                           end
wire rd rg;
                                         end
                                        end
reg buf st; // state FF
reg next buf st; // non-FF
reg [N BW-1:0] d buffr; // buffer FF
reg en; // non-FF, enable for buffer FF
wire full = (buf st == B FUL);
wire [N BW-1:0] rd data = d buffr;
```

```
always @ ( buf_st or wrt_rq or rd_rq ) begin
 case (buf_st)
   B EMPT: begin
       en = (wrt rq)? 1'b1 : 1'b0;
      end
   B FUL: begin
       en = 1'b0;
     end
   default : begin
                    default is added for debug
        en = 1'bx;
     end
 endcase
end
always @ ( buf_st or wrt_rq or rd_rq ) begin
 case (buf st)
   B_EMPT: begin
        next buf st = (wrt rq)? B FUL: buf st;
      end
   B FUL: begin
        next_buf_st = (rd_rq)? B_EMPT: buf_st
     end
   default : begin
        next buf st = 1'bx;
     end
                     default is added for debug
 endcase
end
endmodule
```

file name: one byte buffr.v

Now run the code on the previous page with a test bench below.

```
module test one byte buffr;
parameter H CYC = 50;
parameter N BW = 8;
reg rst n, clk; // non-FF
reg rd_rq, wrt_rq ; // non-FF
reg [N BW-1:0] wrt data; // non-FF
wire [N_BW-1:0] rd_data;
wire full:
always begin
 clk = 0; #H CYC;
 clk = 1 ; #H CYC ;
end
one_byte_buffr one_byte_buffr_01 ( .clk(clk), .rst_n(rst_n),
  .rd_rq(rd_rq), .wrt_rq(wrt_rq), .wrt_data(wrt_data),
  .full(full), .rd data(rd data) );
initial begin
$monitor(
  "t=%d, rst n=%b, r q=%b, w q=%b, w d=%h, r d=%h, full=%b",
  $stime, rst n, rd rq, wrt rq, wrt data, rd data, full);
end
```



```
initial begin
rst_n = 0;
#(H_CYC*2) rst_n = 1;
end
initial begin
wrt_rq = 0;
#(H_CYC*4) wrt_rq = 1;
#(H_CYC*2) wrt_rq = 0;
#(H_CYC*8) wrt_rq = 1;
#(H_CYC*8) wrt_rq = 1;
#(H_CYC*2) wrt_rq = 0;
end
```

```
initial begin
rd_rq = 0;
\#(H_CYC^*6) \text{ rd}_{rq} = 1;
\#(H_CYC^*2) \text{ rd}_{rq} = 0;
\#(H_CYC^*2) \text{ rd_rq} = 1;
\#(H_CYC^*2) \text{ rd}_{rq} = 0;
\#(H_CYC^*10) \text{ rd_rq} = 1;
\#(H_CYC^*2) \text{ rd}_{rq} = 0;
end
initial begin
wrt data = 8'h00;
\#(H_CYC^*4) wrt_data = 8'hfa;
\#(H \ CYC*10) \ wrt \ data = 8'ha5;
#(H_CYC*50) $finish;
end
endmodule
```

file name: test one byte buffr.v

There is different idea for the buffer. The idea explained below is not a recommended way of design. It uses a technique called asynchronous design. The following pages are just for explanation. Never apply the method in actual jog.

A variable needed to manage empty/full of buffer:

→ full

A variable needed to hold written data:

Try to write code to realize the given behavior by only using variables such as rd\_rq, wrt\_rq, full, d\_bffr, wrt\_data, and rd\_data. Find program logic which can set values on these variables as defined in the specification.



The change of state is invoked by the change of rd\_rq or wrt\_rq.

always @ (rd\_rq or wrt\_rq) begin

end

With the above structure, the buffer can be implemented.

```
always @ ( rd_rq or wrt_rq ) begin \rightarrow rd_req or wrt_rq activate actions.
 case ( { rd rq, wrt rq } )
  2'b00 : begin end // no-operation ← No change if no request.
  2'b01 : if ( ~full ) begin
               empty, update buffer and make
         end
                                      state=full.
  2'b10 : if (full ) begin
               rd_data = d_bffr;
full = 0;

If rd_rq asserted while buffer is full, set
rd data and make state=empty
         end
  2'b11 : if (full ) begin
               full = 0;
                                       buffer is full, neglect wrt_rq and set
         end
                                       rd_data and make state=empty.
         else begin
               d_bffr = wrt_data;
full = 1;
If rd_rq and wrt_rq asserted while
                                       buffer is empty, neglect rd rq and
         end
                                       update buffer and make state=full.
 endcase
end
```

The code on the previous page does not use reset signal. Reset signal must be implemented as below.

```
always @ (rd_rq or wrt_rqor rst_n) begin
                                                    Add rst n.
if (rst_n==1'b0) begin
               full = 0;
                                               Add reset processing.
end
else begin
 case ( { rd_rq, wrt_rq } )
   2'b00 : begin end // no-operation
   2'b01 : if ( ~full ) begin
                 d bffr = wrt data;
                 full = 1;
           end
   2'b10 : if (full ) begin
                  rd data = d bffr;
                  full = 0;
                           This will result in the following module.
```

```
module wrong_onebyte_buffr
    ( rst_n, rd_rq, wrt_rq, wrt_data, full, rd_data );
input rst n, rd rq, wrt rq;
input [7:0] wrt data;
output full;
output [7:0] rd data;
wire rst_n, rd_rq, wrt_rq;
wire [7:0] wrt_data;
reg full;
reg [7:0] rd data;
reg [7:0] d bffr;
always @ ( rd_rq or wrt_rq
               or rst n) begin
if ( rst n==1'b0 ) full = 0;
else begin
```

This is a target code which does not use synchronous design.

```
case ( { rd_rq, wrt_rq }
   2'b00 : begin end // no-operation
   2'b01: if (~full) begin
                 d bffr = wrt data;
                 full = 1:
           end
   2'b10 : if (full) begin
                  rd data = d bffr;
                  full = 0:
           end
   2'b11 : if (full ) begin
                  rd data = d bffr;
                  full = 0:
           end
           else begin
                  d bffr = wrt_data;
                  full = 1:
           end
 endcase
end
end
endmodule
```

```
module test wrong onebyte buffr;
reg rst n;
reg rd rg, wrt rg;
reg [7:0] wrt_data;
wire full:
wire [7:0] rd data;
wrong_onebyte_buffr wrong_onebyte_buffr_01 ( .rst_n(rst_n),
   .rd rq(rd rq), .wrt rq(wrt rq), .wrt data(wrt data), .rd data(rd data) );
initial $monitor(
"rst_n=%b, rd_rq=%b, wrt_rq=%b, wrt_data=%h, rd_data=%h, ful=%b",
rst n, rd rq, wrt rq, wrt data, rd data, full);
initial begin
rst n = 0;
rd rq = 0; wrt rq = 0;
#10 \text{ rst } n = 1;
#10 \text{ wrt rg} = 1 \text{ ; wrt data} = 8 \text{ h} 5a \text{ ;}
                                                               Check the code on the
#10 \text{ wrt } rq = 0 \text{ ; rd } rq = 1 \text{ ;}
                                                               previous page by using a
#10 \text{ wrt } rq = 1 \text{ ; rd } rq = 0 \text{ ; wrt } data = 8'hf0 \text{ ; }
                                                               test bench in this page.
#10 wrt_rq = 1; rd_rq = 0; wrt_data = 8'haa;
#10 \text{ wrt } rq = 0 \text{ ; rd } rq = 1 \text{ ;}
#10 rd rq = 0;
#10 $finish;
end
endmodule
```

```
always @ (rd_rq or wrt_rq or rst_n) begin
if ( rst_n==1'b0 ) full = 0 ;
else begin
  case ( { rd_rq, wrt_rq } )
 2'b00 : begin end // no-operation
   2'b01: if (~full) begin
                 d_bffr = wrt_data
                 full = 1:
          end
   2'b10: if (full) begin
                 rd data = d bffr;
                 full = 0:
          end
   2'b11 : if (full ) begin
                  rd data = d bffr;
                 full = 0:
          end
          else begin
                  d bffr = wrt_data;
                 full = 1:
          end
 endcase
end
end
```

A simulation result may looks correct, but the code has serious problem.

No edge signal written, therefore combinational logic or latch may be created by this always construct.


No assignment to b\_full, d\_bffr, rd\_data in this path.

No assignment to rd\_data in this path.

No assignment to d\_buffr in this path.

Latches will be created for b\_full, d\_bffr, and rd\_data. The gate signals are not explicitly written in the RTL code.

Problem1: In the following situation, buffer may become full even if it is read by rd\_rq signal.




- (1) b\_ful becomes 1 by wrt\_rq = 1.
- (2) If rd\_rq becomes 1 while wrt\_rq=1, wrt\_rq is neglected and data in buffer is copied to rd\_data and full becomes 0.
- (3) When rd\_rq changes its value from 1 to 0, always construct is activated with full = 0, rd\_rq = 0, wrt\_rq = 1 therefore full is set to 1.



Once buffer becomes empty, but it is filled with previous write request and becomes full again.


The problem in the previous page may solved by making wrt\_rq and rd\_rq never become on at the same time.






The RTL simulation may run successfully if above constraint are followed. However, created circuit may still have problems.

Problem2: A gate diagram given by a synthesis tool may looks like below. This circuit will never work correctly.



signal. Therefore, we do not have any tools that assure the timing issues.

Ex 4-9. Average of sequential four 4-bit data: Write a module which output the average of latest four data coming from input a\_in each time the clock clk rises. The result must be rounded, that is, 7.5 must be 8, 3.25 must be 3. avrg\_valid signal must be off while output a\_avrg is not an average of the latest four data.




# (1) How to calculate the average?

The following may be the most straight forward simple structure. However, it has 3 adders serially in the path indicated by the red dashed line.


In synchronous design, time needed between FFs, or FF to output, is major limiting factor of the speed of the logic.

Shifter




Therefore, the structure show on the next page may be better because the length from FF to FF, the red dashed line, is short.

In the design below, we only have one adder in the red dashed path. Therefore, this design may be better from the view point of speed.



# (2) How to control state?

This logic needs a state to discard the first data. To simplify the logic, four states, PR1 to PR4, are introduced beside INTL(initial) and RDY(ready).



less than four data available or a\_avrg is not valid.


at least four data available and a\_avrg is valid.

### State control logic:

rst_n	state	INTL	PR1	PR2	PR3	PR4	RDY	
0	X	⇒INTL	⇒ INTL	⇒INTL	≕>INTL	⇒ INTL	⇔INTL	
1		⇒ PR1	⇒ PR2	⇒ PR3	⇒ PR4	⇒ RDY	no operation	
	else	no operation						


### (3) Extract common logic block

Extract common process pattern and make it a basic module.



However, this module structure is not a recommended style:


Direct path from input to output and FF path co-exist. Output does not come directly from FF.



This sub-module structure is better because output comes from FF directly and all the signals go through almost equal logic stages.

```
RTL code of stage_adder
                        stage adder
                   a_in
                                          sum_out
                   sum
                    Clk
   module stage_adder ( clk/rst_n, a_in, sum, sum_out );
    parameter A_IN_BW =/4; // a_in bit size
    parameter SUM IN_BW = 4; // sum bit size
    parameter SUM OUT BW = 5; // sum out bit size,
             SUM_OUT_BW can be as large as SUM_IN_BW + 1
    input clk, rst_n;
    input [A IN BW-1:0] a in;
   input [SUM_IN_BW-1:0] sum;
   output [SUM OUT_BW-1:0] sum_out;
   //
```


```
wire clk, rst_n;
wire [A_IN_BW-1:0] a_in;
wire [SUM_BW-1:0] sum;
reg [SUM_OUT_BW-1:0] sum_out; // FF
// internal variables
wire [SUM_OUT_BW-1:0] sum_out;
//
// max bit size can be as large as SUM_IN_BW +1
// LHS bit size must be larger than that of RHS to hold carry bit
assign next_sum_out = sum + a_in ;
II
always @ (posedge clk or negedge rst_n) begin
 if (rst_n==1'b0) begin
   sum out <= 0;
 end
 else begin
   sum_out <= next_sum_out ;</pre>
 end
end
//
endmodule
```



```
RTL code of stage_adder updated
                         stage_adder
                carry in
                   a in
                                 M
                                            sum out
                    sum
                     Clk
    module stage_adder ( clk/rst_n, a_in, sum, carry_in, sum_out );
    parameter A_IN_BW =/4; // a_in bit size
    parameter SUM<sup>▼</sup>IN_B/W = 4; // sum input bit size
    parameter SUM_OUT_BW = 5; // sum_out bit size,
              SUM_OUT_BW can be as large as SUM_IN_BW + 1
    input clk, rst_n;
    input [A_IN_BW-1:0] a_in;
    input [SUM_IN_BW-1:0] sum;
    input carry_in;
    output [SUM_OUT_BW-1:0] sum_out;
    //
```

```
wire clk, rst_n;
wire [A IN BW-1:0] a in;
wire [SUM_BW-1:0] sum;
wire carry in;
reg [SUM_OUT_BW-1:0] sum_out; // FF
// internal variables
wire [SUM_OUT_BW-1:0] sum_out;
//
// max bit size can be as large as SUM IN BW+1
// LHS bit size must be larger than that of RHS to hold carry bit
assign next_sum_out = sum + a_in + carry_in ;
always @ ( posedge clk or negedge rst_n ) begin
 if (rst_n==1'b0) begin
   sum out <= 0;
 end
 else begin
   sum_out <= next_sum_out;</pre>
 end
end
//
endmodule
```

# (5) Decrease bit size of the last FF



## (6) state control implementation


State transition table

rst_n	state	INTL	PR1	PR2	PR3	PR4	RDY
0	X	FF1,2,3,4 = 0 avrg_valid=0 ⇒INTL					
		no operation	*1	*1	*1	*1 avrg_valid=1	*1
1		⇒ PR1	⇒ PR2	⇒ PR3	⇒ PR4	⇒ RDY	⇒> RDY
	else	no operation					

Instead of using state PR1,PR2,, etc., introduce a counter (st\_cntr) and count up it by 1 at every clock rise time.

st\_cntr = 
$$0 \Rightarrow 1 \Rightarrow 2 \Rightarrow 3 \Rightarrow 4 \Rightarrow 5$$
INTL RDY

# valid signal creation logic



```
// Project Name : RVC design training
: average of four four-bit numbers
// Module Name: avrg
// Function : this logic out put average of input a_in,
          it assume that input is valid at ever clock rise time,
          but discard the first data after reset negated.
// note : divide by 4 is implemented by shift operetaion in add shifter
      module, and the shift count is controlled by bit size of a in and
// bit size of sum input for add_shifter module
// that is, shift count = SUM IN BW - A IN BW,
// therefore if this relation is not applicable, the divide logic
// in add shifter module must be modified.
// Author : K. Hayashi (idxxxx)
//---- modification history -----
// Version Date Author
                            Description
// ver.1.0 2010.xx.xx K. Hayashi first release
//-----
module avrg (clk, rst_n, a_in, a_avrg, avrg_valid);
parameter A_IN_BW = 4; // a_in bit size
```

```
parameter SUM 1 BW = A IN BW + 1; // 1 bit extended for overflow
parameter SUM 2 BW = SUM 1 BW + 1; // another 1 bit extended
defparam front_buf_01.A_IN_BW = A_IN_BW;
defparam stage_adder_01.A_IN_BW = A_IN_BW;
defparam stage adder 01.SUM IN BW = A IN BW;
defparam stage adder 01.SUM OUT BW = SUM 1 BW;
defparam stage adder 02.A IN BW = A IN BW;
defparam stage_adder_02.SUM_IN_BW = SUM_1 BW;
defparam stage adder 02.SUM OUT BW = SUM 2 BW;
defparam add shifter 01.A IN BW = A IN BW;
defparam add shifter 01.SUM IN BW = SUM 2 BW;
input clk, rst n;
input [A_IN_BW-1:0] a_in;
output [A_IN_BW-1:0] a_avrg;
output avrg_valid;
```

```
wire clk, rst n;
wire [A_IN_BW-1:0] a_in;
wire [A_IN_BW-1:0] a_avrg; // average of four a_in
wire avrg valid;
wire [A_IN_BW-1:0] a_previous;
wire [SUM 1 BW-1:0] sum 1;
wire [SUM 2 BW-1:0] sum 2;
// connection of stage adders
valid_chk valid_chk_01 ( .clk(clk), .rst_n(rst_n),
           .valid_out(avrg_valid));
front_buf front_buf_01 ( .clk(clk), .rst_n(rst_n),
           .a_in(a_in), .a_previous(a_previous) );
stage_adder_stage_adder_01 ( .clk(clk), .rst_n(rst_n),
           .a_in(a_in), .sum(a_previous), .carry_in ( 1'b1 ), .sum_out(sum_1) );
stage_adder_stage_adder_02 ( .clk(clk), .rst_n(rst_n),
           .a_in(a_in), .sum(sum_1), .carry_in( 1'b1 ), .sum_out(sum_2) );
add shifter add_shifter_01 ( .clk(clk), .rst_n(rst_n),
           .a_in(a_in), .sum(sum_2), .avrg_out(a_avrg));
endmodule
```

```
module valid_chk ( clk, rst_n, valid_out );
parameter VALID_CNT_MAX = 5; // state counter limiter
input clk, rst_n;
output valid_out;
wire clk, rst n;
wire valid_out;
// internal variables
reg [2:0] st_cntr; // FF, counter to count up to 5
reg [2:0] next_st_cntr; // non-FF
// logic for valid signal
// define FF for state counter
always @ (posedge clk or negedge rst_n) begin
 if ( rst_n == 1'b0 ) begin
     st cntr <= 0;
 end
 else begin
     st_cntr <= next_st_cntr;
 end
end
```

```
// define next_st_cntr
always @ ( st_cntr ) begin
    if ( st_cntr == VALID_CNT_MAX ) begin
        next_st_cntr = st_cntr ; // if counted up to 5, stop update
    end
    else begin
        next_st_cntr = st_cntr + 1 ; // update counter by 1
    end
end
// valid=1 if cntr = VALID_CNT_MAX
assign valid_out = ( st_cntr == VALID_CNT_MAX ) ;
//
endmodule
```

```
module front_buf ( clk, rst_n, a_in, a_previous );
parameter A_IN_BW = 4; // a_in bit size
input clk, rst_n;
input [A_IN_BW-1:0] a_in;
output [A_IN_BW-1:0] a_previous;
wire clk, rst_n;
wire [A_IN_BW-1:0] a_in;
reg [A_IN_BW-1:0] a_previous; // FF
always @ (posedge clk or negedge rst_n) begin
 if (rst_n==1'b0) begin
   a_previous <= 0;
 end
 else begin
   a_previous <= a_in;
 end
end
endmodule
```

```
module stage_adder ( clk, rst_n, a_in, sum, carry_in, sum_out );
parameter A_IN_BW = 4; // a in bit size
parameter SUM IN BW = 4; // sum input bit size
parameter SUM OUT BW = 5; // sum out bit size,
         SUM OUT BW can be as large as SUM IN BW + 1
input clk, rst n;
input [A IN BW-1:0] a in;
input [SUM_IN_BW-1:0] sum;
input carry in;
output [SUM OUT BW-1:0] sum out;
wire clk, rst n:
wire [A IN BW-1:0] a in;
wire [SUM_IN_BW-1:0] sum;
wire carry in;
reg [SUM_OUT_BW-1:0] sum_out; // FF
wire [SUM_OUT_BW-1:0] next_sum_out;
//
```

```
// max bit size can be as large as SUM_IN_BW +1
// LHS bit size must be larger than that of RHS to hold carry bit
assign next_sum_out = sum + a_in + carry_in;
//
always @ ( posedge clk or negedge rst_n ) begin
if ( rst_n==1'b0 ) begin
sum_out <= 0;
end
else begin
sum_out <= next_sum_out;
end
end
//
endmodule</pre>
```

```
module add_shifter ( clk, rst_n, a_in, sum, avrg_out );
parameter A IN BW = 4; // a in bit size
parameter SUM IN BW = 6; // sum bit size
parameter SUM OUT BW = A IN BW; // sum out bit size,
          SUM OUT BW is equal to A IN BW because
         lower (SUM IN BW - A_IN_BW) is shifted out
parameter SHIFT CNT = SUM IN BW - A IN BW;
input clk, rst n;
input [A IN BW-1:0] a in;
input [SUM IN BW-1:0] sum;
output [A IN BW-1:0] avrg out;
wire clk, rst n;
wire [A IN BW-1:0] a in;
wire [SUM IN BW-1:0] sum;
reg [A_IN_BW-1:0] avrg_out; // FF
// internal variables
wire [SUM_IN_BW:0] temp_add; // 1 bit extended for future safty.
wire [A IN BW-1:0] next avrg out;
```

```
//
// add operation will not result in more than SUM IN BW
// LHS bit size must be larger than that of RHS to hold carry bit
assign temp_add = sum + a_in ;
assign next avrg out = temp add >> SHIFT CNT; // divide by 4
//
always @ (posedge clk or negedge rst_n) begin
 if (rst_n==1'b0) begin
   avrg out \leq 0;
 end
 else begin
   avrg out <= next avrg out;
 end
end
//
endmodule
```

file name: avrg.v

### (8) test bench

```
module test_avrg;
parameter HF CYCL=10:
parameter CYCL = HF CYCL *2:
parameter A IN BW = 8; // note bit size is not 4, modify avrg module to work correctly
event sig ching timing: // this is a event synchtonized to clock, half cycle after clock rise.
reg rst_n, clk;
reg [A_IN_BW-1:0] a;
wire[A_IN_BW-1:0] a_avrg;
wire valid;
// connect signals to game
avrg avrg_01 ( .rst_n( rst_n ), .clk( clk ),
         .a in( a ),
         .a avrg( a avrg ),
         .avrg_valid( valid )
// connection end
always begin
 clk = 0; #HF CYCL:
 clk = 1; #HF CYCL;
end
always @ ( negedge clk ) begin
  -> sig_chng_timing;
end
always @ ( posedge clk ) begin // clock generator
    #2 $strobe("t=%d, rst=%b, clk=%b, a= %d, ff=%d, %d, %d, temp add=%d, a avrg=%d, v=%b",
          $stime, rst_n, clk, a,
          avrg_01.a_previous,
          avrg 01.sum 1,
          avrg_01.sum_2,
          avrg_01.add_shifter_01.temp_add,
          a avrg, valid
end
```

```
initial begin
 a=0;
 #1;
 while (rst n == 1'b0) begin
   #1;
end;
 @ (sig_chng_timing) a= 8;
 @ (sig_chng_timing) a= 16;
 @ ( sig_chng_timing ) a= 32;
 @ ( sig_chng_timing ) a= 64;
 @ (sig_chng_timing) a= 0;
 @ ( sig_chng_timing ) a= 0;
 @ (sig_chng_timing) a= 0;
 @ (sig_chng_timing) a= 0;
 @ ( sig_chng_timing ) a= 128;
 @ ( sig_chng_timing ) a= 128;
 @ (sig_chng_timing) a= 128;
 @ ( sig_chng_timing ) a= 128;
 @ ( sig_chng_timing ) a= 0;
 @ ( sig_chng_timing ) a= 0;
 @ (sig_chng_timing) a= 0;
 @ ( sig_chng_timing ) a= 0;
 @ ( sig_chng_timing ) a= 0;
 @ ( posedge clk ) #HF_CYCL $finish;
initial begin // give value to control variable
  rst n = 1'b0;
  \#(CYCL^*2) \text{ rst } n = 1'b1;
  #(CYCL * 50) $finish:
end
endmodule
```

file name: test\_avrg.v

(9) Bit size extension.

Extend the bit size to 8, not 4, by modifying the code as shown below and test the logic if it works correctly for 8-bit data.


```
module avrg ( clk, rst_n, a_in, a_avrg, avrg_valid );
//
parameter A_IN_BW = 8; // a_in bit size
```

```
module test_avrg;
parameter HF_CYCL=10;
parameter CYCL = HF_CYCL *2;
parameter A_IN_BW = 8;
defparam avrg_01.A_IN_BW=A_IN_BW;

""
wire[A_IN_BW-1:0] a_avrg;
wire valid;
// connect signals to game
avrg_avrg_01 ( .rst_n( rst_n ), .clk( clk ),
```


Ex 4-10. 6-stage bund flasher: Write a module named six\_stage\_flash, which outputs 13-bit signal lp as shown below. Right after asynchronous active low reset signal, rst\_n, is negated, lp must be 0. When input signal flick becomes 1, lp[0] must be turned on. After that at each clock rise time, on-bit position must shift toward MSB. The input signal flick is valid only when lp is 0. On-bit position must go up and down as shown below.

### six stage bound flasher



In your code, you must use parameters for bit size of lp, turning points, initial values, etc. Your logic must work correctly by changing these parameters when the specification changes such as the second turning point, A, is not bit 4, but bit 2.

Use meaningful and easy to understand names for those parameters.



No sample code is given for this exercise.

# Chapter 5. RTL coding style suitable for optimization

In general synthesis tools are getting more intelligent and becomes capable of generating optimized net list from RTL code which may not be written in recommended styles.

However, there still are weak points in synthesis tools therefore knowing what style result in less optimized gate net list and what style result in more optimized one will help writing good RTL code.

In this chapter, we will see several examples which result in easy to optimize gate diagram and hard to optimize gate diagram.

However, do not think today's weak point of synthesis tools is still their tomorrow's weak point.


Ex 5-1. For-loop and if statement: Write a module which counts the number of on bit in a given 32-bit input signal sig\_in and output the count onto an 6-bit output signal on\_cnt.

To count on-bit in a signal aa, we can apply the logic below. The code below is synthesizable.


```
integer k;
cnt = 0;
for ( k = 0 ; k < 32 ; k = k +1 ) begin
  if ( aa[k] == 1'b1 ) begin
    cnt = cnt +1;
end
However</pre>
```



However, when synthesized, the code result in a very long serial chain of gates as shown below.



end



This gate diagram can not be minimized very much even if we apply optimization.

	Before	After optimization			
	optimization	min area	min delay	min both	
Area	1	0.77	0.66	0.63	
Delay	1	0.77	0.32	0.32	

The values are normalized to 1.

This shows that the coding style on the previous page is not suitable for synthesis and optimization.

Next, let's think logic to count on-bit without using for loop.

Divide 32-bit data into 8 4-bit data and apply a counting logic to each of 8 4-bit data and sum up them to calculate on-bit count for a given 32-bit data as shown below.

```
function [2:0] on_in_4;
input [3:0] aa ;
begin
 on in 4 = aa[3] + aa[2] + aa[1] + aa[0];
end
endfunction
assign temp 31 24 = on in 4(\text{sig in}[31:28]) + on in 4(\text{sig in}[27:24]);
assign temp_23_16 = on_in_4(sig_in[23:20]) + on_in_4(sig_in[19:16]);
assign temp 15 8 = on in 4(\text{sig in}[15:12]) + on in 4(\text{sig in}[11:8])
assign temp 7 0 = on in 4(\text{sig in}[7:4]) + on in 4(\text{sig in}[3:0]);
assign temp 31 16 = temp 31 24 + temp 23 16;
assign temp 15\ 0 = \text{temp } 15\ 8 + \text{temp } 7\ 0;
assign on cnt = temp 31 \cdot 16 + temp \cdot 15 \cdot 0;
```

The coding style in the previous page is suitable for optimization, and we can get good result as shown below.

	Before	After optimization			
		min area	min delay	min both	
for ( k=0; k<32; K=k+1)	Area	1	0.77	0.66	0.63
if (a[k] ) cnt=cnt+1	Delay	1	0.77	0.32	0.32
function cnt = a[3]+a[2]+a[1]+a[0];	Area	0.22	0.20	0.46	0.43
endfunction	Delay	0.17	0.16	0.11	0.11

The values are normalized to 1.

Next, let's take a different method to count on-bit. Again 32-bit data is divided into 8 4-bit data, but counting uses a different method as shown below.

```
function [2:0] on in 4;
input [3:0] aa;
begin
case (aa[3:0])
 4'b0000 : begin on in 4 = 0 ; end
 4'b1000, 4'b0100, 4'b0010,
 4'b0001 : begin on in 4 = 1 ; end
 4'b1100, 4'b1010, 4'b1001, 4'b0110, 4'b0101,
 4'b0011 : begin on_in_4 = 2 ; end
 4'b1110, 4'b1101, 4'b1011,
 4'b0111 : begin on_in_4 = 3 ; end
 4'b1111 : begin on in 4 = 4 ; end
endcase
end
endfunction
```

This looks like huge logic and a little bit complicated, but it is not a big problem for synthesis tools. They can handle this style very well and generate compact gate diagram as small and as fast as on\_in\_4 = aa[3] + aa[2] + aa[1] + aa[0].

The code in the previous page result in the bottom lines of the table below. It is known that the style can get good gate diagram after optimization. We can see that even if a source code looks huge, if the style is suitable for optimization, we can get compact gate diagram from such large code.

		Before	After optimization		
	min area		min delay	min both	
for ( k=0; k<32; K=k+1)	Area	1	0.77	0.64	0.62
if (a[k] ) cnt=cnt+1	Delay	1	0.77	0.32	0.32
function cnt = a[3]+a[2]+a[1]+a[0];	Area	0.22	0.20	0.46	0.43
endfunction	Delay	0.17	0.16	0.11	0.11
function case (a)	Area	1.34	0.24	0.50	0.49
4'b0000 : cnt=o ; 4'b1000, ,,	Delay	0.17	0.16	0.10	0.16

The values are normalized to 1.

```
By the way,
```

```
begin

cnt = a[3]+a[2]+a[1]+a[0];

end
```

can be extended to the following expression.

```
begin

cnt = a[31]+ a[30]+ a[29]+ a[28]+ a[27]+ ,,,,,,,+ a[2]+a[1]+a[0];

end
```

The above code can be mapped into the following for loop.

```
integer k;
cnt = 0;
for ( k = 0; k < 32; k = k +1) begin
  cnt = cnt + a[k];
end</pre>
```

Now, let's see what the synthesis result of this code shall be.

The code in the previous page result in the bottom lines of the table below.

		Before	After optimization		
			min area	min delay	min both
for ( k=0; k<32; K=k+1) if (a[k] ) cnt=cnt+1	Area	1	0.77	0.64	0.62
	Delay	1	0.77	0.32	0.32
function cnt = a[3]+a[2]+a[1]+a[0]; endfunction	Area	0.22	0.20	0.46	0.43
	Delay	0.17	0.16	0.11	0.11
function case (a) 4'b0000 : cnt=o ; 4'b1000, ,,	Area	1.34	0.24	0.50	0.49
	Delay	0.17	0.16	0.10	0.16
for ( k=0; k<32; K=k+1) cnt=cnt+1	Area	0.18	0.19	0.50	0.48
	Delay	0.16	0.16	0.10	0.10

Not good!!

Better, same level

The values are normalized to 1.

## Coding example.

```
module cnt on bit (sig in, on cnt);
input [31:0] sig_in;
output [5:0] on_cnt;
wire [31:0] sig in;
wire [5:0] on cnt;
wire [3:0] temp 31 24, temp 23 16, temp 15 8, temp 7 0;
wire [4:0] temp 31 16, temp 15 0;
assign temp 31 24 = cnt(sig in[31:28]) + cnt(sig in[27:24]);
assign temp 23 16 = cnt(sig in[23:20]) + cnt(sig in[19:16]);
assign temp 15 8 = cnt(sig in[15:12]) + cnt(sig in[11:8]);
assign temp 7 \ 0 = cnt(sig_in[7:4]) + cnt(sig_in[3:0]);
assign temp_31_16 = temp_31_24 + temp_23_16;
assign temp_15_0 = temp_15_8 + temp_7_0;
assign on cnt = temp 31 \cdot 16 + temp \cdot 15 \cdot 0;
```

Note that LHS has one bit larger bit width than that of RHS to catch carry bit.

## Case style is taken for this example.

```
function [2:0] cnt;
input [3:0] aa;
begin
case (aa)
 4'b0000 : begin cnt = 0 ; end
 4'b1000, 4'b0100, 4'b0010,
 4'b0001 : begin cnt = 1 ; end
 4'b1100, 4'b1010, 4'b1001,
 4'b0110, 4'b0101,
 4'b0011 : begin cnt = 2 ; end
 4'b1110, 4'b1101, 4'b1011,
 4'b0111 : begin cnt = 3 ; end
 4'b1111 : begin cnt = 4 ; end
 default : begin cnt = 3'bxxx ; end
endcase
end
endfunction
endmodule
```

file name: cnt\_on\_bit.v

Ex 5-2. On-bit-block counter: Write a module which counts a number of on-bit blocksin a given 32-bit input signal sig\_in and output the count onto an 6-bit output signal on\_cnt.

Continuously-on-bits are counted as one block. An isolated on-bit whose adjacent bit is 0 must not be counted as one block.

If 32-bit input is 32'b1100\_0101\_0101\_1101\_1111\_0000\_1010\_1110 then the output must be 4 (a block 11, another block 1\_11, another block 1\_1111, and the other block 111, total 4 blocks.).

If the input is 32'hffff\_ffff\_0000\_0000 then the output must be 1.

To build up your RTL programming power, "think and try oneself" is the best. However "Simulation result OK does not mean the code is OK."

Therefore, you must show or submit your code to elder generation engineers or supporters to see if your code is really OK or not.

No sample answer is given for this exercise.

## Chapter 6. Advanced exercises

There are many solutions for these exercises.

Depending on what criteria, power consumption, speed, or area size, we think important, the best implementation is different.

For the exercises in this chapter, first try to write a code without looking into sample answers.


## Work flow for solutions

- (1) Investigate the function of the system.
- (2) Find what is essential to the function,
- (3) Write a design document including a state transition table,
- (4) Write a RTL code for the target module,
- (5) Write a test bench to test the target module, and
- (6) Run the test bench with the target module to check the logic,
- (7) Study a sample code and run it.

Some exercises has sample test benches. Your code is not OK if it is rejected by the sample test bench.

Ex 6-1. Snake game: Design a module to control a snake moving around in 8x8 lamp field. Moving direction is controlled by 4-bit ctl\_dir input. Game shall stop when the snake hits a wall or its body.

8 x 8 lamp field



This snake is just for example. There shall be only one snake in the lamp field.

initial position of the snake body


initial position of the head


When reset signal is negated, the snake begins to move downward. At each rising edge of clock, it moves one lamp at a time. The snake length must always be 16 lamps.

A player has to control the moving direction of the head by 4-bit control input ctl\_dir.


The game ends if the head can not move any more. The head can neither go out of the lamp field nor cross its body. An example of the movement is shown below.

1 means lamp on, and 0 means off. The on lamps represent shake body. It moves one lamp at clock rise time as shown below.





game ends unless the head is controlled to go up or down.



game end unless the head is controlled to go left or right.

(go\_right will end


up "game over" in

in this case.)


the next clock cycle

game ends unless the head is controlled to go right or left.

The head can move at most three directions as shown below. It can not go back. If go backward input given, the game is over.




game end unless the head is controlled to go left.



: snake's current moving direction


→ : movable direction



When game\_over is asserted, the snake must stop moving and keep its position until reset asserted.

game\_over does not becomes 0 once it is asserted unless reset asserted.

\*1: In Verilog1995, array can not be used as a port. Therefore, output is defined as 8x8=64-bit length vector data. Each bit represents one lamp in the lamp field. Bit 0 corresponds to upper right corner lamp, bit 7 to upper left corner, bit 56 to bottom right corner, and bit 63 to bottom left corner lamp as shown below.



### Detailed specification

- (1) The initial position of the snake is: its head at bit-8 (snk\_lp[8]), neck at bit-9 (snk\_lp[9]), and the rest of the body at bit-10, bit-11, bit-12, bit-13, bit-14, bit-15, and bit-7, bit-6, bit-5, bit-4, bit-3, bit-2, bit-1, and end at the tail bit-0 (snk\_lp[0]).
- (2) When moving, the head can move only in one direction at a time, it is up, down, left or right. The rest of the body must go through the point where its head passed. It can not slide aside. All the body parts must follow the path which the preceding body part passed. All the body move one lamp at clock rise time.
- (3) If there is a field edge or its body ahead and moving into the current direction will cause the head out of the field or collide into its body, game\_over shall be asserted and the snake must stop at current position. Once asserted, game\_over can be reset only by reset signal, rst\_n.

## Detailed specification (continued)

- (4) While reset asserted, the snake must be at the initial position and game\_over shall be 0. At the first rise edge of the clock after reset negated, the snake must start moving automatically.
- (5) The moving direction is controlled by the 4-bit input ctl\_dir. Bit-3 of ctl\_dir represents up direction, bit-2 down, bit-1 left, and bit-0 right, respectively. When all bits are 0, the moving direction in the previous clock cycle is used. If any one bit of ctl\_dir is 1, the moving direction is a direction represented by the bit. No more than 1 bit of ctl\_dir shall be on at the same time.
- (6) Right after reset negated, the moving direction must be down, unless directed by ctl\_dir. ( Note, that if ctl\_dir is not 4'b0000 nor 4'b0100, game\_over will be asserted, because the snake can not move in the direction other than down.)


clk: 1-bit input signal, clock

rst\_n : 1-bit input signal, asynchronous reset, active low

ctl\_dir: 4-bit input signal, active high, synchronous to the clock

game\_over: 1-bit output signal, active high, synchronous to the clock

snk\_lp: 64-bit output signal, active high, synchronous to the clock



If keep moving into the current direction, the snake will collide its body or go out of the field. However, it is stopped with game\_over asserted.

## Note on the implementation

There are many ways on implementation. You can choose whichever you like.

However, game\_over and snk\_lp must be FF direct output. You must not make game\_over nor snk\_lp as output of combinational logic.

## Work flow for solutions

- (1) Investigate the function of the system.
- (2) Find what is essential to the function,
- (3) Write a design document including a state transition table,
- (4) Write a RTL code for the target module,
- (5) Run the automatic test bench on the next pages with the target module you created.

If your code is rejected, correct your code.

Copy and paste the test bench module on the next pages into you PC and run it with your snake\_game module to see if your code is OK or Not.

If your code is OK, it will output the following message on to your terminal screen.

pass test13, hit body from left test end no error detected

## A sample test bench, automatic tester

```
`timescale 1ns/100ps ←
                                 Do not change
module test snake game;
                                 this part.
parameter HF CYCL = 5:
parameter CYCL = HF CYCL * 2;
parameter FLD BW = 8;
parameter NUM LP = FLD BW * FLD BW;
parameter DIR \overline{B}W = 4;
reg rst n, clk;
reg [DIR BW-1:0] ctl dir;
wire game over;
wire[NUM LP-1:0] snk lamp;
wire [FLD_BW-1:0] tmp_lp_0, tmp_lp_1, tmp_lp_2, tmp_lp_3,
                                                                  temporary work
                  tmp lp 4, tmp lp 5, tmp lp 6, tmp lp 7;
                                                                  for bit swap
wire [FLD_BW-1:0] lp_0, lp_1, lp_2, lp_3, lp_4, lp_5, lp_6, lp_7;
reg show lamp; // control flag to show lamp on screen, if 0 lamps are not
               // displayed on the screen at each clock rise time
integer kk; // for loop counter
                                                                Disintegrate 64-bit signal
assign { tmp_lp_7, tmp_lp_6, tmp_lp_5, tmp_lp_4,
       tmp_lp_3, tmp_lp_2, tmp_lp_1, tmp_lp_0 } = snk_lamp ;
                                                                into 8 8-bit signals
function [FLD BW-1:0] bit swap;
input [FLD BW-1:0] in a;
reg [FLD BW-1:0] temp;
begin
                                                       bit swap
 for (kk = 0; kk \le FLD BW-1; kk = kk+1) begin
  temp[kk] = in a[FLD BW-kk-1];
                                                      function
 end
 bit swap = temp;
end
endfunction
```


```
assign lp 7 = bit swap(tmp | p 7);
assign lp 6 = bit swap(tmp lp 6)
assign lp 5 = bit swap(tmp lp 5)
assign lp 4 = bit swap(tmp lp 4)
                                            bit swap operation
assign lp 3 = bit swap(tmp lp 3)
assign lp 2 = bit swap(tmp lp 2)
assign lp 1 = bit_swap(tmp_lp_1);
assign p = 0 = bit swap(tmp p = 0);
// connect signals to game
snake_game snake_game_01 ( .clk( clk ), .rst_n( rst_n ),
                                                               connect target module
            .ctl dir(ctl dir),
            .game over(game over), .snk lp(snk lamp)
// connection end
always @ (posedge clk) begin
                                         Control display or not, by show_lamp flag
#1.1:
if (show lamp == 1) begin
   .$strobe (
"t=%0d, r=%b, ctl dir=%b, game ovr=%b\u00e4n 0=%b \u00e4n 1=%b \u00e4n 2=%b \u00e4n 3=%b \u00e4n 4=%b \u00e4n 5=%b
¥n 6=%b ¥n 7=%b ¥n "
       $stime, rst n, ctl dir, game over,
       lp 0, lp 1, lp 2, lp 3, lp 4, lp 5, lp 6, lp 7);
end
end
always begin // clock generator
 clk = 1'b0; # HF CYCL;
                                     clock
                                                       This must be written in one line.
 clk = 1'b1; # HF CYCL;
                                     generator
end
```



```
initial begin
show lamp = 1;
                                                                                           test1
// test1, run into wall at start
  ctl dir = 4'b0010; // run to left wall to cause game over
  rst n = 0:
                                                                     game over
$display("start test1,\(\frac{1}{2}\) run into wall at start");
#(CYCL`* 2);
\#CYCL rst n = 1;
@( posedge clk ) #1.2;
chcker (1'b1, 64'h00 00 00 00 00 00 ff ff);
$display("pass test1,\(\frac{1}{4}\)n run into wall at start");
// test2, go back at start
                                                                                           test2
  ctl dir = 4'b0010; // go to left to cause game over
  rst n = 0;
$display("start test2,\forall n go back at start");
                                                                      game over
\#CYCL rst n = 1;
@( posedge clk ) #1.2;
chcker (1'b1, 64'h00_00_00_00_00_00_ff_ff);
$display("pass test2,\(\frac{1}{2}\)n go back at start");
```



```
// test3, game over running into right wall
 ctl dir = 4'b0000;
 rst n = 0:
$display("start test3,\forall n game over running into right wall");
\#CYCL rst n = 1;
@(posedqe clk) #1.2;
chcker (1'b0, 64'h00 00 00 00 00 01 ff fe);
@( posedge clk ) #1.\overline{2} :
chcker (1'b0, 64'h00 00 00 00_01_01_ff_fc);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00 00 00 01 01 01 ff f8);
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'h00 00 01 01_01_01_ff_f0 );
ctl dir = 4'b0001; // go right to hit wall
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 03 01 01 01 ff e0);
ctl dir = 4'b0000; // keep go right to hit wall
@(posedge clk) #1.2;
chcker ( 1'b0, 64'h00_00_07_01_01_01_ff_c0 );
ctl dir = 4'b0000 ; // keep go right to hit wall
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 0f 01_01_01_ff_80);
ctl dir = 4'b0000; // keep go right to hit wall
@(posedge clk) #1.2;
chcker (1'b0, 64'h00 00 1f 01_01_01_ff_00);
ctl_dir = 4'b0000 ; // keep go right to hit wall
@(posedge clk) #1.2;
chcker (1'b0, 64'h00 00 3f 01 01 01 7f 00);
ctl dir = 4'b0000; // keep go right to hit wall
@(posedge clk) #1.2;
chcker (1'b0, 64'h00 00 7f 01 01 01 3f 00);
```




```
ctl dir = 4'b0000; // keep go right to hit wall
@(posedge clk) #1.2;
chcker (1'b0, 64'h00 00 ff 01_01_01_1f_00);
ctl dir = 4'b0000; // keep go right to hit wall
@( posedge clk ) #1.2;
chcker (1'b1, 64'h00 00 ff 01 01 01 1f 00);
ctl dir = 4'b0000; // keep go right to hit wall
$display("pass test3,\forall n game over running into right wall");
// test4, game over running into bottom wall
@( posedge clk ) #1.2;
  ctl dir = 4'b0000:
  rst_n = 0:
$display("start test4,\forall n game over running into bottom wall");
\#CYCL rst n = 1;
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 00 00 00 01 ff fe);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00 00 00 00 01 01 ff fc);
@( posedge clk ) #1.\overline{2};
                                                                                 test4
chcker (1'b0, 64'h00 00 00 01 01 01 ff f8);
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'h00 00 01 01_01_01_ff_f0 );
@( posedge clk ) #1.\overline{2} ;
chcker ( 1'b0, 64'h00_01_01_01_01_01_ff_e0 );
@(posedge clk)#1\overline{2}:
chcker (1'b0, 64'h01 01 01 01_01_01_ff_c0);
@( posedge clk ) #1.\overline{2};
chcker (1'b1, 64'h01 01 01 01 01 01 ff c0);
                                                                        game over
@( posedge clk ) #1.\overline{2}
chcker (1'b1, 64'h01 01 01 01 01 01 ff c0);
$display("pass test4,\forall n game over running into bottom wall");
```

```
// test5, down and left and go into bottom wall
 @( posedge clk ) #1.2;
     ctl dir = 4'b0000:
    rst n = 0:
$display("start test5,\forall n down and right and go into bottom wall");
show lamp = 0:
 \#CY\overline{C}L \text{ rst } n = 1:
  @( posedge clk ) #1.2;
 chcker (1'b0, 64'h00 00 00 00 00 01 ff fe);
 @( posedge clk ) #1.2;
 chcker ( 1'b0, 64'h00_00_00_00_01_01_ff_fc );
  @( posedge clk ) #1.\overline{2};
 chcker (1'b0, 64'h00 00 00_01_01_01_ff_f8);
 @( posedge clk ) #1.2;
 chcker (1'b0, 64'h00 00 01 01 01 01 ff f0);
  @( posedge clk ) #1.\overline{2};
 chcker ( 1'b0, 64'h00_01_01_01_01_01_ff_e0 );
  @( posedge clk ) #1.2;
 chcker ( 1'b0, 64'h01_01_01_01_01_01_ff_c0 );
show lamp = 1:
 #3 ctl dir = 4'b0001; // go right
                                                                                                                                                                                                         test5
  @( posedge clk ) #1.2;
 chcker (1'b0, 64'h03 01 01 01_01_01_ff_80);
 @( posedge clk ) #1.\overline{2};
 chcker (1'b0, 64'h07 01 01 01_01_01_ff_00);
  @( posedge clk ) #1.\overline{2} :
 chcker (1'b0, 64'h0f 01 01 01_01_01_7f_00);
  @( posedge clk ) #1.2;
 chcker (1'b0, 64'h1f 01 01 01 01 01 3f 00);
 #3 ctl_dir = 4'b0100; // go down to hit bottom wall
                                                                                                                                                                                                  game over
  @( posedge clk ) #1.2;
 chcker (1'b1, 64'h1f 01 01 01_01_01_3f_00);
  @( posedge clk ) #1.2;
 chcker (1'b1, 64'h1f 01 01 01 01 01 3f 00);
$display("pass test5,\(\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\fir}}}}}}}}{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\frac{\fir}}}}}}}{\frac{\frac{\frac{\frac{\frac{\frac{\fir}}}}}}{\frac{\frac{\frac{\frac{\frac{\frac{\

    © Renesas Design Vietnam, 2011
```



```
// test6, down and left and go into left wall
@(posedge clk) #1.2;
 ctl dir = 4'b0000;
 rst^n = 0:
$display("start test6,\forall n down and run into left wall");
show lamp = 0;
\#CY\overline{C}L rst n = 1:
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 00 00 00 01 ff fe);
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 00 00 01 01 ff fc);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00_00_00_01_01_01_ff_f8);
show lamp = 1;
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'h00_00_01_01_01_01_ff_f0 );
#3 ctl dir = 4'b0010; // go left
@( posedge clk ) #1.2;
chcker ( 1'b1, 64'h00_00_01_01_01_01_ff_f0 );
@( posedge clk ) #1.2;
chcker ( 1'b1, 64'h00_00_01_01_01_01_ff_f0 );
$display("pass test6,\forall n down and run into left wall");
```





```
// test7, down and left and up and go into left wall
@( posedge clk ) #1.2;
 ctl dir = 4'b0000:
 rst n = 0:
$display("start test7,\forall n down and right and run into upt wall");
show lamp = 1:
\#CYCL rst n = 1;
\#(CYCL * \overline{6}) ctl dir = 4'b0001;
#( CYCL * 7 ) ctl dir = 4'b1000;
show lamp = 1;
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'hff_81_01_01_01_01_03_00 );
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'hff_81_81_01_01_01_01_0);
@( posedge clk ) #1.2;
chcker (1'b0, 64'hff 81 81 81_01_01_00_00);
@( posedge clk ) #1.2;
chcker (1'b0, 64'hff 81 81 81 81 00 00 00);
@( posedge clk ) #1.2;
chcker (1'b0, 64'hff 81 81 81 80 80 00 00);
@( posedge clk ) #1.2 :
chcker (1'b0, 64'hff 81 81 80 80 80 80 00);
@( posedge clk ) #1.2;
chcker (1'b0, 64'hff 81 80 80 80 80 80 80);
@( posedge clk ) #1.2
chcker (1'b1, 64'hff 81 80 80 80 80 80 );
$display("pass test7,\forall n down and right and run into up wall");
```

test7 game over



```
// test8, down and left and up and into top wall
@( posedge clk ) #1.2;
 ctl dir = 4'b0000:
  rst n = 0:
$display("start test8,\forall n down and rigth and up and run into right wall");
show lamp = 0:
\#CY\overline{C}L \text{ rst } n = 1;
\#(CYCL * \overline{6}) \#1.2 \text{ ctl dir} = 4'b0001;
                                                                             test8
#( CYCL * 7 ) #1.2 ctl dir = 4'b1000;
show lamp = 1;
@( posedge clk ) #1.2;
chcker (1'b0, 64'hff 81 01 01 01 01 03 00);
                                                                                           game over
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'hff_81_81_01_01_01_01_0);
@( posedge clk ) #1.2;
chcker (1'b0, 64'hff 81 81 81 01 01 00 00);
@( posedge clk ) #1.2;
chcker (1'b0, 64'hff 81 81 81 81 00 00 00);
#3 \text{ ctl dir} = 4'b0001;
```



\$display("pass test8,\(\frac{1}{2}\) n down and left and up and into top wall");

chcker (1'b1, 64'hff 81 81 81 81 00 00 00);

@( posedge clk ) #1.2;



```
// test9, down and left and up and right and go into top wall
@( posedge clk ) #1.2;
 ctl dir = 4'b0000;
 rst^n = 0:
$display("start test9,\forall n down and right and up and left and hit body");
                                                                                                   test9
show lamp = 0;
\#CY\overline{C}L \text{ rst } n = 1:
#( CYCL * \overline{5} ) ctl dir = 4'b0001;
#( CYCL * 4 ) ctl dir = 4'b1000 :
                                                                              game over
#( CYCL * 3 ) ctl dir = 4'b0010 ;
show lamp = 1;
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 1f 11 11 19 01 07 00);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00 1f 11 11 1d 01 03 00);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00_1f_11_11_1f_01_01_00);
@( posedge clk ) #1.\overline{2};
chcker (1'b1, 64'h00 1f 11 11 1f 01 01 00);
$display("pass test9,\(\frac{1}{4}\)n down and left and up and right and go into top wall");
```



```
// test10, down and left and up and right into right wall
@( posedge clk ) #1.2;
  ctl dir = 4'b0000:
  rst^n = 0:
$display("start test10,\forall n down and right and up and left and down and through tail and runinto bottom wall");
show lamp = 0;
                                                                                            test10
\#CY\overline{C}L \text{ rst } n = 1;
\#(CYCL * \overline{4}) ctl dir = 4'b0001;
#( CYCL * 6 ) ctl dir = 4'b1000 :
#( CYCL * 5 ) ctl dir = 4'b0010 ;
                                                                    Go through the tail
#( CYCL * 3 ) ctl dir = 4'b0100 ;
show lamp = 1;
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 7f 40 40 40 48 78);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00_00_7e_40_40_48_48_78);
                                                                                            test<sub>10</sub>
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00 00 7c 40 48 48 48 78);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00 00 78 48 48 48 48 78); // through tail
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00 00 78 48 48 48 48 78); // head into tail
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 08 68 48 48 48 48 78);
                                                                                          game over
@( posedge clk ) #1.2;
chcker (1'b0, 64'h08 08 48 48 48 48 48 78);
@( posedge clk ) #1.\overline{2};
chcker (1'b1, 64'h08 08 48 48 48 48 48 78);
$display("pass test10,\frac{1}{2}n down and right and up and left and down and through tail and runinto bottom wall");
```






```
// test11, through tail from down and hit body from up
@( posedge clk ) #1.2;
  ctl dir = 4'b0000;
  rst^n = 0;
                                                                                             test11
$display("start test11,\forall n through tail from down and hit body from up");
show lamp = 0;
\#CY\overline{C}L \text{ rst } n = 1:
\#(CYCL * \overline{1}) ctl dir = 4'b0001;
                                                              Go through the tail
#( CYCL * 6 ) ctl dir = 4'b0100 ;
#( CYCL * 2 ) ctl dir = 4'b0010;
#( CYCL * 4 );
show lamp = 1:
@( posedge clk ) #1.2;
 chcker (1'b0, 64'h00 00 00 7e 40 7f 03 00);
                                                                                             test11
 @( posedge clk ) #1.\overline{2};
chcker ( 1'b0, 64'h00_00_00_7f_40_7f_01_00 );
#3 \text{ ctl dir} = 4'b1000;
 @( posedge clk ) #1.2;
 chcker (1'b0, 64'h00 00 00 7f 41 7f 00 00); // hit tail from down
 @( posedge clk ) #1.\overline{2};
chcker ( 1'b0, 64'h00_00_00_7f_41_7f_00_00 ); // through tail
@( posedge clk ) #1.\overline{2};
 chcker (1'b0, 64'h00 00 00 7f 41 7d 01 00);
                                                                                          game over
```





```
#3 ctl dir = 4'b0001;
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 00 7f 41 79 03 00);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h00_00_00_7f_41_71_07_00);
#3 ctl dir = 4'b0100:
@( posedge clk ) #1.2;
chcker (1'b0, 64'h00 00 00 7f_41_65_07_00);
#3 \text{ ctl dir} = 4'b0000;
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'h00_00_00_7f_45_45_07_00 );
@(posedge clk)#1.2;
chcker ( 1'b1, 64'h00_00_00_7f_45_45_07_00 ); // hit body from up
@( posedge clk ) #1.\overline{2};
chcker (1'b1, 64'h00 00 00 7f 45 45 07 00);
$display("pass test11,\(\frac{1}{4}\)n hrough tail from down and hit body from up");
```

#### test11




game over

```
// test12, through tail from left, right and hit body from down
@(posedge clk) #1.2;
 ctl dir = 4'b0000:
 rst n = 0:
$display("start test12,\forall n through tail from left, right and hit body from down");
                                                                                         test12
\#CYCL rst n = 1:
show lamp = 0;
\#(C\overline{Y}CL * 1) ctl dir = 4'b0001;
\#(CYCL * 6) ctl dir = 4'b0100;
#( CYCL * 5 ) ctl_dir = 4'b0010 ;
#( CYCL * 5 ) ctl dir = 4'b1000 ;
#( CYCL * 3 ) ctl dir = 4'b0001;
#(CYCL * 2);
show lamp = 1;
                                                                                       through tail
@( posedge clk ) #1.2;
chcker (1'b0, 64'h7e 42 42 5e 40 00 00 00);
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h7e 42 42 7e 00 00 00 00); // hit tail from left
@( posedge clk ) #1.2;
                                                                                         test12
chcker (1'b0, 64'h7e 42 42 7e 00 00 00 00); // through tail
@( posedge clk ) #1.\overline{2};
chcker (1'b0, 64'h7e 42 02 fe 00 00 00 00);
show lamp = 0:
#3 \text{ ctl} \text{ dir} = 4'b0100;
\#(CYCL * 2) ctl dir = 4'b0010;
#(CYCL * 3);
show lamp = 1;
@( posedge clk ) #1.2;
                                                                                       through tail
chcker (1'b0, 64'h02 fa 82 fe 00 00 00 00);
@( posedge clk ) #1.\overline{2};
chcker ( 1'b0, 64'h00_fe_82_fe_00_00_00_00 ); // hit tail from right
@( posedge clk ) #1.\overline{2};
chcker ( 1'b0, 64'h00_fe_82_fe_00_00_00_00 ); // through tail
```

```
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'h00_ff_80_fe_00_00_00_0);
#3 ctl dir = 4'b0100;
                                                                                           test12
show \overline{lamp} = 0;
#( C\overline{Y}CL * 1 ) ctl_dir = 4'b0001;
#( CYCL * 3 ) ctl dir = 4'b0000;
show lamp = 1;
#( C\(\overline{Y}\)CL \(^{\dagger}\) 1);
@(posedge clk)#1.2;
chcker ( 1'b0, 64'h3f_ff_80_80_00_00_00_0);
@( posedge clk ) #1.2;
                                                                                         game over
chcker ( 1'b0, 64'h7f_ff_80_00_00_00_00_0);
#3 \text{ ctl dir} = 4'b1000;
@( posedge clk ) #1.2;
chcker ( 1'b1, 64'h7f_ff_80_00_00_00_00_0);
$display("pass test12,¥n through tail from left, right and hit body from down");
```

```
// test13, hit body from left
@( posedge clk ) #1.2;
  ctl dir = 4'b0000;
  rst n = 0:
$display("start test13,\(\frac{1}{2}\)n hit body from left");
\#CYCL rst n = 1;
show lamp = 0;
\#(C\overline{Y}CL * 1) ctl_dir = 4'b0001;
#( CYCL * 5 ) ctl dir = 4'b0100 ;
#( CYCL * 4 ) ctl dir = 4'b0010 ;
#( CYCL * 4 ) ctl dir = 4'b1000;
#( CYCL * 2 ) ctl dir = 4'b0001;
#( CYCL * 1);
show lamp = 1;
@( posedge clk ) #1.2;
chcker ( 1'b0, 64'h00 3e 22 2e 20 3c 00 00 );
@( posedge clk ) #1.\overline{2};
chcker ( 1'b0, 64'h00_3e_22_3e_20_38_00_00 ); // hit body from left
@( posedge clk ) #1.\overline{2};
chcker ( 1'b1, 64'h00_3e_22_3e_20_38_00_00 ); // game over
$display("pass test13,\(\frac{1}{2}\)in hit body from left");
$display("test end no error detected");
#1 $finish;
end
```

test13



game over




# This task compares the output of the target module and the expected values.

```
task chcker;
input st; // compare to game over
input [NUM LP-1:0] pattn; // compare to snk lp
begin
 if( snk lamp != pattn ) begin
           $display("bug stop, at t=%0d,\footnote{stop, at t=%0d,\footnote{stop}, game_over=%b, snk_lamp=%h,\footnote{stop}, expected =%b, snk_lamp=%h\footnote{stop}, snk_lamp=%h\footnote{stop}, snk_lamp=%h\footnote{stop}, snk_lamp=%h,\footnote{stop}, snk_lamp=%h,\footnote{stop}, snk_lamp=%h\footnote{stop}, snk_lamp=%h,\footnote{stop}, snk_lamp
                                         $stime, game over, snk lamp, st, pattn);
           #1 $finish;
  end
  else begin
        if( st != game over ) begin
                 $display("bug stop, at t=%0d,\footnote{\text{y}}n game_over=%b, snk_lamp=%h,\footnote{\text{y}}n expected =%b, snk_lamp=%h\footnote{\text{y}}n",
                                         $stime, game over, snk lamp, st, pattn);
                #1 $finish;
        end
  end
end
endtask
endmodule
'include "snake game.v"
```


file name: test snake game.v


## A sample target code


(1) How to describe the snake body




k=0(head), 1, 2, 3, ,,, 15(tail)








## (2) How to control on/off of lamps



- (a) Turn on one lamp in the direction of head movement.
- (b) Turn off the lamp at the tail.
- (c) If the tail is in the direction of head movement, then keep it on.
- (d) Keep other lamps on and off as they are.

## (3) How to check collision



(a) Head goes out of bound.

moving up y-coordinate is 0

moving down y-coordinate is 7


moving right y-coordinate is 7


moving left x-coordinate is 0

(b) Head hit the body except the tail.

A lamp in the head moving direction is already on. If it is a tail then it is not a collision because the tail will move to another position at the next clock cycle.

## (4) lamp field FF representation








snk\_lp[ snk\_bdy[0] ] is a FF corresponding the snake head. And snk\_lp[ snk\_bdy[15] ] is a FF corresponding the snake tail.

# The target module structure



# A sample target code

```
// snake game module
// (c) K. Hayashi, 2010
module snake game (clk, rst n, ctl dir, game over, snk lp);
parameter FLD BW = 8;
parameter LP BW = FLD BW * FLD BW;
parameter POSI BW = 3;
parameter SNK LNG = 16;
parameter SNK BDY BW = POSI BW * 2 * SNK LNG;
parameter DIR BW = 4;
parameter INTL MV DIR = 4'b0100; // first move down
input clk, rst n;
input [DIR BW-1:0] ctl dir; // game input, head move direction
output game over;
output [LP BW-1:0] snk lp;
wire clk, rst n;
wire [DIR BW-1:0] ctl dir;
reg game over; // FF, game over flag output
reg [LP BW-1:0] snk lp; // FF, on lamp means snake body
//
```



```
// internal variable
reg [DIR_BW-1:0] mv_dir ; // FF, memorized moving direction
wire[DIR_BW-1:0] next_mv_dir ; // next moving direction
wire mv_up, mv_dwn, mv_lft, mv_rgt ;
reg [POSI_BW * 2 -1:0] snk_bdy [0:SNK_LNG-1] ; // FF, array for snake body
reg [POSI_BW * 2 -1:0] next_head ; // non-FF for next head position
wire [POSI_BW -1:0] y_head, x_head ;
reg g_ovr_ob, g_ovr_bdy ; // game over by hit body and hit wall
wire next_game_over ;
wire en ; // enable for lamp FF and snake FF
integer k ; // for-loop counter
```

```
// FF for body
always @ ( posedge clk ) begin
 if (rst n == 1'b0) begin
  snk_bdy[0] \le 6'o10;
  snk_bdy[1] <= 6'o11;
  snk bdy[2] <= 6'o12;
  snk bdv[3] <= 6'o13;
  snk bdy[4] <= 6'o14;
  snk bdy[5] <= 6'o15;
  snk bdy[6] <= 6'o16;
  snk bdy[7] <= 6'o17;
  snk bdy[8] <= 6'o07;
  snk bdy[9] <= 6'o06;
  snk bdy[10] <= 6'o05;
  snk bdy[11] <= 6'o04
  snk bdy[12] <= 6'o03;
  snk bdy[13] \le 6'o02;
  snk bdy[14] <= 6'o01;
  snk bdy[15] <= 6'000:
 end
else begin
  if (en == 1'b1) begin
   snk bdy[0] <= next head; // head
   for (k = 0; k < 15; k = k+1) begin
    // body follow the head
     snk_bdy[k+1] \le snk_bdy[k];
   end
  end
 end
end
```

Set initial position of body

If not game over, move snk\_body 6-bit. Next head position is evaluated in another always.

calculate next

head position

```
// next head position
assign { mv_up, mv_dwn, mv_lft, mv_rgt } = next_mv_dir ;
assign { y head, x head } = snk bdy[0];
always @ ( y head or x head or mv up or mv dwn or mv lft or mv rgt ) begin
 case (1'b1)
  mv up: begin next head = { {y head-1'b1}, {x head} }; end
  mv dwn: begin next head = { {y head+1'b1}, {x head} }; end
          begin next head = { {y head}, {x head-1'b1} }; end
  mv lft:
  mv_rgt: begin next_head = { {y_head} , {x_head+1'b1} }; end
  default:
           begin next head = \{(POSI BW * 2 - 1)\{1'bx\}\}:
 endcase
end
// moving direction FF
always @ (posedge clk or negedge rst n) begin
 if (rst n == 1'b0) begin
  mv dir <= INTL MV DIR; // initial direction
 end
 else begin
  mv dir <= next mv dir;
 end
end
assign next mv dir = (ctl dir)? ctl dir: mv dir;
//
```

FF for memorizing the moving direction. If ctl dir=0, then keep the previous direction.

end

```
// out of bound check
always @ ( y head or x head or mv up or mv dwn or mv lft or mv rgt ) begin
 g ovr ob = 1'b0;
 case (1'b1)
  mv up : begin if (y head == 3'00) g ovr ob = 1'b1; end
  mv_dwn: begin if (y_head == 3'o7) g_ovr_ob = 1'b1; end
  mv lft: begin if (x head == 3'00) g ovr ob = 1'b1; end
  mv rgt: begin if (x head == 3'07) g ovr ob = 1'b1; end
                                       g \text{ ovr ob} = 1'bx : end
  default:
            begin
 endcase
end
// hit body check
always @ (g ovr ob or next head or
           snk bdy[SNK LNG-1] or snk lp[next head] ) begin
 a ovr bdv = 1'b0:
 if (g \text{ ovr ob} == 1'b0) begin
  if ( next_head != snk_bdy[SNK_LNG-1] ) begin
    // next head is not current tail
   if (snk lp[next head] == 1'b1) begin
    g ovr bdy = 1'b1; // head hit body
   end
  end
 end
end
```


check if go out of field. If go out, place 1 to g\_ovr\_ob.

check if run into the body. If next\_head hit the tail, then OK. Otherwise. check if hit the body. If run into the body, place 1 to g\_ovr\_bdy.

```
// game over signal
always @ ( posedge clk or negedge rst_n ) begin
 if (rst n == 1'b0) begin
  game over <= 1'b0;
                                                         FF for game
 end
                                                         over flag
 else begin
  game over <= next game over;
 end
end
                                                                 update game
assign next_game_over = g_ovr_bdy | g_ovr_ob | game_over ;
assign en = ~next game over;
                                                                 over.
// field lamps
always @ ( posedge clk or negedge rst n ) begin
 if (rst n == 1'b0) begin
                                                                 FF for snk lp.
   snk_lp <= { {(LP_BW-SNK_LNG){1'b0}},{SNK_LNG{1'b1} }} ;
                                                                 update it if not
 end
 else begin
                                                                 game over.
   if (en == 1'b1) begin
                                                                 Turn on next
    snk lp[next head] <= 1'b1;</pre>
                                                                 head lamp, and
    if ( next_head != snk_bdy[SNK_LNG-1] ) begin
     snk_lp[snk_bdy[SNK_LNG-1]] <= 1'b0;</pre>
                                                                 turn off the tail
    end
                                                                 lamp.
   end
 end
end
                         file name: snake game
endmodule
```


Ex 6-2. LRU algorithm: Create a module that finds out the Least Recently Used entry in the four entries specified below.

The target data are accessible only through data buffers named: #0 buffer, #1 buffer, #2 buffer, and #3 buffer. The following figure shows that data a1 using #1 buffer, a3 using #2 buffer, a6 using #0 buffer, and a9 using #3 buffer. Now, if data a2 is requested, one of the buffers must be replaced for a2. To select the buffer to be replaced for the new request, apply LRU strategy.




#### Objective:

Suppose the target data are randomly accessed, create a module which can output the buffer number to be replaced based on LRU algorithm.




ref\_buf\_numbr = 2 means data in cache #2 buffer is referenced. buf\_num\_replc = 1 means cache #1 buffer shall be replaced ( saved back to External memory and shall be filled in with new data ).

#### Operation example:



Create your own algorithm to find out buf\_num\_replc.



new\_buf\_req : 0 if no need to replace a buffer. 1 if a buffer must be replaced.

ref\_buf\_numbr : The number of the buffer accessed. This signal is valid only when new\_buf\_req = 0.


buf\_num\_replc : The number of the buffer to be replaced. This signal is valid only during a clock CYCL right after new\_buf\_req is set to 1.

The buffer defined by this signal must be treated to be most recently referenced.

At the initial condition, the sequence of filling up the buffers is #0, #1, #2, and then #3, that is #3 is newest and #0 is oldest. The LRU logic in this exercise is only applicable after all entries are filled up.

# Timing issue

The output buf\_num\_replc must become available right after the rise edge of the clock if new\_buf\_req is 1 at that rise edge of the clock.



buf\_num\_replc can be any number in this time period because no new buffer requested. Keeping the previous value (3) may be a good idea.

#### Note on code efficiency

Because the target of this exercise is to get accustomed to RTL programming, it is acceptable if your logic memorizes all the referenced sequence and use it to select the LRU entry.

# Work flow for solutions

- (1) Investigate the function of the system.
- (2) Find what is essential to the function,
- (3) Write a design document,
- (4) Write a RTL code for the target module,
- (5) Run the automatic test bench on the next pages with the target module you created.

If your code is rejected, correct your code.

Copy and paste the test bench module on the next pages into you PC and run it with your lru finder module to see if it is OK or Not.

# A sample test bench, automatic tester

```
module test Iru finder;
                                           Copy and paste this module
parameter \overline{HF}_\overline{C}YCL = 5;
                                           into you PC and run it with
parameter CYCL = HF CYCL*2;
                                           your Iru_finder module to
reg clk, rst n;
                                           see if it is OK or Not.
reg b rq;
reg [1:0] ref;
wire [1:0] rplc;
// connect signals to game
                                                                  target module
Iru_finder lru_finder_01( .clk( clk ), .rst_n( rst_n ),
                                                                  connection
             .new_buf_req( b_rq ), .ref_buf_numbr( ref ),
             .buf_num_replc( rplc )
always begin // clock generator
  clk = 1'b0; #HF CYCL;
                                                                 clock generator
  clk = 1'b1; #HF CYCL;
end
initial begin // give value to control variable
                                                                  Termination
  rst n = 1'b0:
                                                                  timer
  #1 rst n = 1'b1:
  #(CYCL * 35 ) $display("test end with no error");
  #1 $finish;
end
```

```
always @ (posedge clk) begin
   vays @ ( posedge clk ) begin
# 2  $strobe("t=%d, rst=%b, rq=%b, ref= %d, rplc=%b", 
$stime, rst_n, b_rq, ref, rplc
                                                                     show result
                                                                       at each clock
                                                                         rise time
end
                                                                         Show lamps
task chk and stop; // check target result and stop if error
                                                                         at each clock
input [7:0] seq; // buffer sequence
                                                                         rise time
reg [1:0] w seq [0:3];
integer k;
begin
\{ \overset{\smile}{w} = seq[0], w_seq[1], w_seq[2], w_seq[3] \} = seq[7:0]; 
Divide input to be used in for loop
@(posedge clk) begin
 #2 if (rplc != w_seq[k]) begin
      $strobe("error at t=%d, buf_num_rplc shall be %d, but was %d",
      $stime, w seq[k], rplc );
                                                                      compare at clock rise time. If
      #5 $finish;
   end
                                                                       different, display
end
end
                                                                       error message and
end
                                                                       stop simulation.
endtask
```

```
initial begin
   b_rq = 1'b0;
   ref = 2'd0;
 \#CYCL ref = 2'd1;
 \#CYCL ref = 2'd0;
 \#CYCL ref = 2'd3;
                                                  buffer shall be
 \#CYCL ref = 2'd2;
                                                  1->0->3->2
 #CYCL b_rq = 1'b1;
    ref = 2'dx;
 chk_and_stop(8'b01_00_11_10);
 @(negedge clk) b_rq = 1b0
    ref = 2'd0;
                                                   buffer shall be
 \#CYCL b rq = 1'b1;
                                                   1->3->2->0
    ref = 2'dx;
 chk_and_stop(8'b01_11_10_00); // 1320
 @(negedge clk) b_rq = 1'b0;
    ref = 2'd2;
                                                   buffer shall be
 #CYCL b_rq = 1'b1;
                                                   1->3->0->2
    ref = 2'dx;
 chk_and_stop(8'b01_11_00_10);//1302
```

```
@(negedge clk) b_rq = 1'b0;
    ref = 2'd1;
                                                   buffer shall be
 \#CYCL b rq = 1'b1;
                                                   3->0->2->1
    ref = 2'dx;
 chk_and_stop(8'b11_00_10_01); //3021
  @(negedge clk) b_rq = 1'b0;
    ref = 2'd1;
                                                    buffer shall be
 #CYCL b_rq = 1'b1;
                                                    3->0->2->1
    ref = 2'dx;
 chk_and_stop( 8'b11_00_10_01 ); //3021
  @(\text{negedge clk}) b_rq = 1 b0;
    ref = 2'd3;
                                                    buffer shall be
 \#CYCL b_rq = 1'b1;
                                                    0 - > 2 - > 1 - > 3
    ref = 2'dx;
 chk_and_stop(8'b00_10_01_11); // 0213
  @(negedge clk) b rq = 1'b0;
    ref = 2'd0:
 #10 b rq = 1'b1;
                                                    buffer shall be
    ref = 2'dx:
                                                    2->1->3->0
 chk_and_stop( 8'b10_01_11_00 ); // 2130
end
endmodule
                         file name: test Iru finder
```

#### A sample target code

```
// RTL programming exercise training sample answer
module Iru finder (clk, rst n, new buf reg,
                  ref buf numbr, buf num replc);
input clk, rst n;
input new buf req;
input [1:0] ref buf numbr :
output[1:0] buf num replc;
wire clk, rst n;
wire new buf rea:
wire [1:0] ref buf numbr;
wire [1:0] buf num replc;
// internal signals
reg [7:0] ref seg; // FF
reg [7:0] next ref seg; // non-FF
wire [1:0] ref numbr;
//************ logics start **********
// This logic works for buffer full state
// assume buffers are used in sequence
//of #0, #1, #2, and #3 sequence
//
//***** select buffer ********
assign buf num replc = ref seq[1:0];
assign ref numbr = ( new buf reg == 1'b1 )?
                  ref seg[7:6]: ref buf numbr;
```

```
always @ (posedge clk or negedge rst n) begin
 if ( rst n == 1'b0 ) begin
     // initialize reference sequence
     // #0(old), #1, #2, and #3(new) order
   ref seg <= 8'b00 01 10 11;
 end
 else begin
   ref seq <= next ref seq;
 end
end
always @ (ref seq[7:0] or ref numbr) begin
 case (ref_numbr[1:0])
    ref_seq[7:6] : begin
      new ref seq = { ref seq[5:0], ref seq[7:6] };
     end
    ref seq[5:4]: begin
       new ref seq = { ref seq[7:6], ref seq[3:0], ref seq[5:4] };
     end
    ref seq[3:2]: begin
     new ref seq = { ref seq[7:4], ref seq[1:0], ref seq[3:2] };
      end
    ref ref seq[1:0]: begin
      new ref seq = { ref seq[7:2], ref seq[1:0] };
     end
    default
             : begin
       new ref seq = 8'bxx xx xx xx;
     end
 endcase
end
endmodule
```

#### Another solution


# This solution is used in actual products.

The code shown next is based on the following algorithm.

if the pattern is 111xxx then replace #0 and change the pattern by 000xxx if the pattern is 0xx11x then replace #1 and change the pattern by 1xx00x if the pattern is x0x0x1 then replace #2 and change the pattern by x1x1x0 if the pattern is xx0x00 then replace #3 and change the pattern by xx1x11

pattern

#0 ⇒ #1 : #0 is older than #1



#### Another sample code

```
module Iru finder (clk, rst n,
            new buf req, ref buf numbr,
            buf num replc
input clk, rst n;
input new buf req;
input [1:0] ref buf numbr;
output[1:0] buf num replc:
wire clk, rst n;
wire new buf reg;
wire [1:0] ref buf numbr;
reg [1:0] buf num replc;
// internal signals
reg [5:0] ref seq ; // FF
reg [5:0] next_seq; // non-FF
reg [1:0] oldest buf; // non-FF
wire [1:0] ref numbr;
```

```
// ====== find the oldest entry =======
always @ (ref_seq[5:0]) begin
 casez (ref_seq[5:0])
   6'b111???: begin
                  oldest buf[1:0] = 2'b00;
      end
   6'b0??11?: begin
                  oldest buf[1:0] = 2'b01;
      end
   6'b?0?0?1 : begin
                  oldest buf[1:0] = 2'b10;
      end
   6'b??0?00 : begin
                  oldest buf[1:0] = 2'b11;
      end
   default : begin
                 oldest_buf[1:0] = 2'bxx;
     end
 endcase
end
```

```
//****** select buffer to be replaced **********
always @ ( posedge clk ) begin
 if ( new buf req == 1'b1 ) begin
  buf_num_replc[1:0] <= oldest_buf[1:0];</pre>
 end
end
assign ref_numbr[1:0] = ( new_buf_req == 1'b1 )?
                             oldest_buf[1:0]: ref_buf_numbr[1:0];
always @ (posedge clk or negedge rst n) begin
 if (rst n == 1'b0) begin // initialize reference sequence
   ref seq[5:0] <= 6'b111 11 1; // #0(old), #1, #2, and #3(new) order
 end
 else begin
  ref seq[5:0] \le next seq[5:0];
 end
end
```

```
always @ (ref_seq[5:0] or ref_numbr[1:0]) begin
 case ( ref_numbr[1:0] )
  2'b00 : begin // update pattern 000xxx
     next seq[5:0] = { 3'b000, ref_seq[2:0] };
    end
 2'b01 : begin // update pattern 1xx00x
     next seq[5:0] = { 1'b1, ref_seq[4:3], 2'b0, ref_seq[0] };
    end
 2'b10 : begin // update pattern x1x1x0
     next_seq[5:0] = { ref_seq[5], 1'b1,ref_seq[3],1'b1,ref_seq[1], 1'b0 };
    end
 2'b11 : begin // update pattern xx1x11
     next seq[5:0] = \{ ref seq[5:4], 1'b1, ref seq[2], 2'b11 \};
    end
 default: begin
     next seq[5:0] = 6bxxxxxx;
   end
 endcase
end
endmodule
```


file name: lru\_finder\_v2.v


# The background of the another solution

First, let's study several cases how LRU shall work.


(1) Two entries case

This case is obvious.






There is only one path from #0 to #1, and this one bit information can show which one of two entries is newly referenced.




#### (2) Three entries case




There are three paths: from #0 to #1, from #0 to #2, and from #1 to #2. Using old or new relation between the pairs we can define the referenced sequence for all three entries.

However there is some redundancy for this information. For example, if  $ref\_seq[2] = 1$  and  $ref\_seq[0] = 1$ , then  $ref\_seq[1]$  must be 1. This means that we can determine the referenced sequence is #0, #1 and then #3, by checking if  $ref\_seq$ 's bit pattern is 1x1 ( x: don't care ) or not. The don't care bit position is different depending on the referenced sequence.



( ) denotes a redundant bit.

# (3) for four entries



First look for the bit pattern of ref\_seq so that we can tell what entry# to replace.

# Verilog RTL Self-learning text material Next, look for the update pattern reference ref\_seq pattern new pattern if reference to #0 update pattern sequence $0123 \implies 1(1)(1)1(1)1 \implies 1230:(0)(0)01(1)1 \longrightarrow 000xxx$ $0 1 3 2 \implies 1 (1)(1)(1) 1 0 \implies 1 3 2 0 : (0) 0 (0)(1) 1 0 \implies 000xxx$ $0213 \implies (1)1(1)01(1) \implies 2130:(0)(0)001(1) \implies 000xxx$ $0231 \implies (1)1(1)(0)01 \implies 2310:0(0)(0)(0)01 \implies 000xxx$ $0312 \implies (1)(1)110(0) \implies 3120:(0)(0)010(0) \implies 000xxx$ $0321 \implies (1)(1)10(0)0 \implies 3210:0(0)(0)0(0)0 \longrightarrow 000xxx$ $1023 \implies 0 \ 1 \ (1)(1)(1) \ 1 \implies 1230 \ : \ (0)(0) \ 0 \ 1 \ (1) \ 1 \longrightarrow x00xxx$ $1032 \implies 0(1)1(1)(1)0 \implies 1320:(0)0(0)(1)10 \implies x00xxx$ $1203 \Rightarrow (0)011(1)(1) \Rightarrow 1230:(0)(0)01(1)1 \rightarrow xx0xxx$ **⇒** 000xxx $1230 \Rightarrow (0)(0)01(1)1 \Rightarrow 1230:(0)(0)01(1)1 \rightarrow xxxxxx$ $1302 \implies (0)10(1)1(0) \implies 1320:(0)0(0)(1)10 \implies x0xxxx$ $1320 \implies (0)0(0)(1)10 \implies 1320:(0)0(0)(1)10 \implies xxxxxx$ $2013 \Rightarrow 10(1)(0)1(1) \Rightarrow 2130:(0)(0)001(1) \rightarrow 0x0xxx$ $2031 \Rightarrow (1)01(0)0(1) \Rightarrow 2310:0(0)(0)(0)01 \rightarrow 0x0xxx$ $2 1 0 3 \implies 0 (0) 1 0 (1)(1) \implies 2 1 3 0 : (0)(0) 0 0 1 (1) \longrightarrow xx0xxx$ **⇒** 000xxx $2 1 3 0 \Rightarrow (0)(0) 0 0 1 (1) \Rightarrow 2 1 3 0 : (0)(0) 0 0 1 (1) \rightarrow xxxxxx$ $2301 \implies 1(0)0(0)(0)1 \implies 2310:0(0)(0)(0)01 \longrightarrow 0xxxxx$

 $2310 \Rightarrow 0(0)(0)(0) 0 1 \Rightarrow 2310: 0(0)(0)(0) 0 1 \rightarrow xxxxxx$ 

# reference sequence ref\_seq pattern new pattern if reference to #0 update pattern

```
3021 \Rightarrow (1)100(0)(0) \Rightarrow 3210:0(0)(0)0(0)0 \rightarrow 00xxx


3012 \Rightarrow 1(1)01(0)(0) \Rightarrow 3120:(0)0(0)10(0) \rightarrow 00xxx

3102 \Rightarrow 01(0)(1)0(0) \Rightarrow 3120:(0)0(0)10(0) \rightarrow x0xxx

3120 \Rightarrow (0)0(0)10(0) \Rightarrow 3120:(0)0(0)10(0) \rightarrow xxxxx

3201 \Rightarrow 10(0)(0)(0)0 \Rightarrow 3210:0(0)(0)0(0)0 \rightarrow 0xxxx

3210 \Rightarrow 0(0)(0)0(0)0 \Rightarrow 3210:0(0)(0)0(0)0 \rightarrow xxxxx
```



# Thus we get 000xxx for #0 update pattern

reference sequence ref\_seq pattern new pattern if reference to #1 update pattern

```
0 1 2 3 \Rightarrow 1 (1)(1) 1 (1) 1 \Rightarrow 0 2 3 1 : (1) 1 (1)(0) 0 1 \rightarrow xxx00x
0 1 3 2 \Rightarrow 1 (1)(1)(1) 1 0 \Rightarrow 0 3 2 1 : (1)(1) 1 0 (0) 0 \rightarrow xxx00x
0 2 1 3 \Rightarrow (1) 1 (1) 0 1 (1) \Rightarrow 0 2 3 1 : (1) 1 (1)(0) 0 1 \rightarrow xxxx0x
0 2 3 1 \Rightarrow (1) 1 (1)(0) 0 1 \Rightarrow 0 2 3 1 : (1) 1 (1)(0) 0 1 \rightarrow xxxxxx
0 3 1 2 \Rightarrow (1)(1) 1 1 0 (0) \Rightarrow 0 3 2 1 : (1)(1) 1 0 (0) 0 \rightarrow xxx0xx
0 3 2 1 \Rightarrow (1)(1) 1 0 (0) 0 \Rightarrow 0 3 2 1 : (1)(1) 1 0 (0) 0 \rightarrow xxxxxx
```

Thus we get 1xx00x for #1 update pattern

reference sequence ref\_seq pattern new pattern if reference to #2 update pattern

$$2013 \implies 10(1)(0)1(1) \implies 0132:1(1)(1)(1)10 \implies x1x1x0$$


$$2031 \Rightarrow (1)01(0)0(1) \Rightarrow 0312:(1)(1)1110(0) \rightarrow x1x1x0$$

$$2 1 0 3 \implies 0 (0) 1 0 (1)(1) \implies 1 0 3 2 : 0 (1) 1 (1)(1) 0 \longrightarrow x1x1x0$$

$$2 1 3 0 \Rightarrow (0)(0) 0 0 1 (1) \Rightarrow 1 3 0 2 : (0) 1 0 (1) 1 (0) \rightarrow x1x1x0$$

$$2301 \implies 1(0)0(0)(0)1 \implies 3012:1(1)01(0)(0) \longrightarrow x1x1x0$$

$$2310 \implies 0 (0)(0)(0) 0 1 \implies 3102: 0 1 (0)(1) 0 (0) \longrightarrow x1x1x0$$



For other current patterns we can find that x1x1x0 is the update pattern for #2

reference sequence ref\_seq pattern new pattern if reference to #3 update pattern

$$3021 \implies (1)100(0)(0) \implies 0213:(1)1(1)01(1) \implies xx1x11$$


$$3012 \implies 1(1)01(0)(0) \implies 0123:1(1)(1)1(1)1 \longrightarrow xx1x11$$

$$3 102 \implies 0 1(0)(1) 0(0) \implies 1023: 0 1(1)(1)(1) 1 \longrightarrow xx1x11$$

$$3120 \implies (0)0(0)10(0) \implies 1203:(0)011(1)(1) \implies xx1x11$$


$$3201 \implies 10(0)(0)(0) \implies 2013: 10(1)(0) 1(1) \implies xx1x11$$


$$3210 \implies 0(0)(0)0(0)0 \implies 2103:0(0)10(1)(1) \longrightarrow xx1x11$$



For other current patterns we can find that xx1x11 is the update pattern for #3

Ex 6-3. Two ring flasher: Write a module for a two ring flasher of which movement is given in the figure below. a[n] represents a lamp in ring A, 0/1 of a[n] corresponds to off/on of #n lamp in ring A. b[m] represents a lamp in ring B, 0/1 of b[m] corresponds to off/on of #m lamp in ring B.





A sample test bench is prepared for this exercise. Your code is not OK if it is rejected by the sample test bench.

# Detailed specification

#### 1. State definition

(1) ring-on state and ring-off state:

Ring A and ring B can be in either *ring-on state* or *ring-off state*.

Ring-on state means one lamp of the ring is on.

Ring-off state means all lamps of the ring is off.

(2) Sys-initial state and sys-run state:

The total system can be in either sys-initial state or sys-run state.

Sys-initial state means the both ring A and B are in ring-off state.

Sys-run state means either or both of ring A and B are in ring-on state.

#### 2. First-lamp and last-lamp definition

- (1) *First-lamp* is a lamp which turns on first when a ring becomes *ring\_on* state from *ring-off* state.
- (2) *Last-lamp* is a lamp next to the *first-lamp* in the counterclockwise direction.
- (3) ring A's first-lamp is always #0.
- (4) ring B's *first-lamp* can be either one of the flowing (A) or (B) depending on the flick signal when ring B becomes *ring-on* state from *ring-off* state.

#### 2. First-lamp and last-lamp definition (continued)

- (A) If flick is 0, then #0 is the *first lamp* of ring B.
- (B) Otherwise, flick is 1, the lamp at the same position of the ring A's on lamp is the *first lamp* of ring B.

#### 3. Operation of rings; rotate operation and hold operation.

Ring A and ring B must do *rotate operation* or *hold operation* at every clock rise time.

Rotate operation means the following 4 operations, (1) to (4).

- (1) Turn on the first lamp of a ring which has not been in *ring-on* state after the most recent *sys\_initial* state.
- (2) Keep *ring-off* state of a ring which had been in *ring-on* state after the most recent *sys\_initial* state and is currently in *ring-off* state.
- (3) Turn off current on-lamp of the ring and at the same time turn on the next lamp in a clockwise direction if other than the *last\_lamp* of the ring is on.
- (4) Turn off current on-lamp of the ring if the *last\_lamp* of the ring is on.

3. Operation of rings; rotate operation and hold operation. (continued)

Hold operation means the following operation (5).

- (5) Neither on lamp position nor off lamp position of the ring change.
- 4. System's behavior definition (input flick is evaluated at clock rise time)

In sys\_initial state, depending on flick input, either <1> or <2> must occur.

<1> If flick=0, the system must keep sys\_initial state.

<2> If flick=1, ring A must do rotate operation and ring B must do hold operation.

In sys\_run state, depending on flick input, either <3> or <4> must occur.

<3> If flick=0, both ring must do the same operation as the most recent operation.

<4> If flick=1, ring A must do the same operation of the most recent ring B's operation, and ring B must do the same operation of the most recent ring A's operation. (Both ring exchange their most recent operation.)

#### 5. Exceptional cases


<5> If the *rotate operation* caused by <3> or <4> has to be applied to the *last-lamp* turned on or it has to be applied to the ring which became *ring-off* state after the most recent sys-initial state, then the other ring has to do *rotate operation* at the same time. That is, both rings must do *rotate operation* at the same time in such cases..

#### 6. Reset

<6> When reset asserted, the system must become sys\_initial state regardless of the current state. While reset is asserted, flick signal is invalid.


### Additional explanation

When B off and a[5] on and flick is set to 1, then b[5] becomes the *first-lamp*.




If flick becomes on at a[5] lamp, B starts from b[5] lamp.

When the rotating ring switches from ring A/B to B/A, ring A/B's lamp will stop rotation but keeps illuminating.




lamp stop moving but keep illuminating.

When a ring completed its one turn, all its lamps must become off as explained below.




ring A is rotating. If flick is kept off, it will complete one turn. Therefore, a[11] and b[6] becomes off and b[7] becomes on at the same time.

However, if the switching is caused by flick signal at a[11], a[11] must not be turned off as shown on the right. b[6] becomes off and b[7] becomes on while a[11] is kept on.




There are very special cases as below.



In both cases, on switching to another ring, the last lamps are already on, therefore switching means completion of the other ring's one turn. And because the completed ring can not rotate any more, original ring must resume rotation at once. This means the original ring must also complete the turn.

So, for these special cases, make your logic to turn off both lamps and go to initial state as shown on the time chart on the next page.

When both last lamps are on at the same time, they must be turned off at the clock rise time.



### Work flow for solutions

- (1) Investigate the function of the system.
- (2) Find what is essential to the function,
- (3) Write a design document including a state transition table,
- (4) Write a RTL code for the target module,
- (5) Run a sample test bench on the next pages with the target module you created.

If your code is rejected, correct your code.

Copy and paste the test bench module on the next pages into you PC and run it with your two\_ting module to see if your code is OK or Not.

# A sample test bench, automatic tester

```
module test_two_ring;
parameter HF_CYCL = 5;
parameter CYCL = HF_CYCL*2;
```

Copy and paste this module into you PC and run it with your two\_ting module to see if it is OK or Not.

```
reg rst_n, clk, flick;
                                     When using a sample target code
wire [1\overline{1}:0] a_lp, b_lp;
                                     in the latter pages, change this
 reg [11:0] g a lp, g b lp;
                                      part to multi ring multi ring 01.
_//_module_connection_
two_ring two_ring_01 ( .clk(clk), .rst_n(rst_n), .flick(flick),
             ī.ā_lp(a_lp), .b_lp(b_lp) i
                                        Change this to
// display the movements
                                        .lamp_1(a_lp), .lamp_2(b_lp)
always @ ( posedge clk ) begin
#2 $display("t=%d,r=%b,f=%b,a=%b,b=%b",
              $stime, rst_n, flick,
              a_lp, b_lp );
 end
initial begin
# (CYCL * 800 ) $finish;
 end
```

target module connection

Show lamps at each clock rise time

Termination timer

This must be larger than FF\_DLY if delay is used in FF design.

```
/// test data and monitor
 // clk and reset
                                                       clock generator
 always begin
  clk = 0; #HF_CYCL;
  clk = 1; #HF CYCL;
 end
 initial begin
 rst_n=0; #(CYCL*3 + 3);
                                                        reset control
 rst n=1:
 end
 event timng; // timing event
  always @ (posedge clk) begin
                                                         generate event "timng"
   #HF_CYCL -> timng;
                                                         at clock fall time
 end
 // invoke golden model and compare
                                                         Invoke golden model
 always begin
@(posedge clk) golden_ring(g_a_lp, g_b_lp); #2 cmp_chk ( g_a_lp, g_b_lp, a_lp, b_lp );
                                                        and compare at each
                                                         clock rise time
 end
```

This must be larger than FF DLY if delay is used in FF design.

```
task golden_ring;
output [11:0] a_lp, b_lp;
integer a_cnt, b_cnt, b_pos;
reg a_flg; // non-FF
reg [11:0] temp; // non-FF. work for B bit position
begin
 if (rst n == 0) begin
  a_cnt = 0; // A lamp position counter
                                                     initialize if reset is active
  b_cnt = 0; // B lamp position counter
  b_pos = 0; // B start position
 end
 else begin
   if (a_cnt == 0) begin // not started
                                                     a cnt==0 means no
    if (flick) begin
         a_cnt = 1; // first lamp on
                                                     lamp is on.
         a_flg = 1; // ring A rotate
                                                     Therefore, if flick==1,
     end
                                                     start rotating A
   end
```



else begin // already started

a\_flg = 1; // rign A rotate

a cnt = a cnt + 1;

 $a_f = 0$ ;

if (a\_cnt > 12) begin

b cnt = b cnt + 1;

if (flick) begin

else begin

end

end

end

This logic does have to care if counter becomes larger than 12.

The golden model task will run well with the counter larger than 12.

```
if ( a_flg ) begin
  a_flg = 0 ; // rign B rotate
  b_pos = ( b_cnt == 0 )? a_cnt-1 : b_pos ;
  b_cnt = b_cnt+1 ;
  if ( b_cnt > 12 ) begin
   a_flg = 1 ;
  a_cnt = a_cnt + 1 ;
  end
end
```

Rotate B, if B complete one turn, then rotate A. If B not started, set start position of B.

Rotate A, if A complete one turn, then rotate B.



```
else begin // flick is 0
   if (a_flg) begin
    a_cnt = a_cnt+1;
    if (a_cnt > 12) begin
      \hat{a} flg = 0;
      b_cnt = b_cnt + 1;
    end
   end
   else begin
    b_cnt = b_cnt+1;
    if (b_cnt > 12) begin
      a_f = 1;
      a_cnt = a_cnt + 1;
    end
   end
  end
 end
end
```

Rotate A, if A complete one turn, then rotate B.

Rotate B, if B complete one turn, then rotate A.



```
a lp = 0;
if ( (a_cnt >=1) & (a_cnt <=12) ) begin
 a_{p}[a_{cnt-1}] = 1b_{1};
end
b = 0
if ( (b_cnt >=1) & (b_cnt <=12) ) begin
  temp = b_cnt + b_pos -1;
 temp = (\overline{\text{temp}} > = 12)? temp -12 : temp ;
 b_lp[temp] = 1'b1;
end
if ((a_cnt>12)&(b_cnt>12)) begin
 a cnt=0;
 b cnt=0:
 b pos = 0:
end
//$strobe ("t=%d, f=%b, a=%d, b=%d, a_flg=%b",
//$stime, flick, a_cnt, b_cnt, a_flg );
end
endtask
```

Map counter to bit position of a\_lp

Map counter to bit position of b\_lp

If both A and B completed one turn, initialize counters.

For debugging golden model

```
This task check if the output of the
                                      golden model and the target model are
task cmp chk;
                                      the same or not.
input [11:0] g_a_lp, g_b_lp;
input [11:0] a_lp, b_lp;
 egin

f ( g_a_lp != a_lp ) begin

$display("at t=%d, error in a_lp golden=%b, target=%b",

Check ring A
begin
if (g_a_lp != a_lp ) begin
  #10 $finish;
end
else begin
   f ( g_b_lp != b_lp ) begin
$display("at t=%d, error in b_lp golden=%b, target=%b",
$stime, g_b_lp, b_lp );
  if ( g_b_lp != b_lp ) begin
   #10 $finish;
  end
end
end
endtask
```



```
initial begin
flick = 0;
while ( ~rst_n ) begin
                                                      Wait for reset negated.
 #1:
end
@ ( timng ) flick = 1;
#CYCL flick = 0;
                                                       simple test.
wait (g_b_{p[11]} == 1);
                                                       First A finish and then B
#CYCL $display("single turn check end");
@ ( timng ) flick = 1;
#CYCL flick = 0;
wait (g_a[p[11] == 1) \#CYCL;
                                                      First A finish and then B.
@ (timng) flick = 1; // check if flick don't care
                                                      flick does not care after
wait (g_b|p[11] == 1);
                                                      A finished.
@ ( timng );
   (timng) flick = 0;
@ (timng) $display("single turn flick dont care check end");
```

```
@ ( timng ) flick=1;
wait ( g_a_lp[11] == 1 );
wait (g_b_{p[11]} = 1);
                                                       flick is always 1
wait (g_a_lp == 0 & g_b_lp ==0);
@ (timng) flick = 0;
#CYCL $display ("flick always 1 test end");
@ ( timng ) flick = 1;
\#(CYCL) flick = 0;
                                                        First A stop at a11
wait ( g_a_lp[11]==1 );
@( timng ) flick=1;
                                                        and then B.
\#(CYCL) flick = 0;
                                                        A and B finish at
wait (g_b_{p[10]} == 1);
                                                        the same time.
#(CYCL*2);
#CYCL $display("a0->a11->b11->b0->Brot->b10->A/B off check end");
```



```
@ ( timng ) flick = 1;
\#(CYCL^*2) flick = 0;
wait ( g_b_lp[11]==1 ) #CYCL;
                                                    B start at #0 and finish
@ (timng) flick = 1; // dont care check
                                                    and then A
wait (g_a|p[11] == 1);
@ (timng) #CYCL flick = 0;
#CYCL $display("a0->b0->Brot->b11->Boff/Arot ¢heck end");
@ ( timng ) flick = 1;
\#(CYCL^*2) flick = 0;
                                                    B start at #0 and at
wait ( g_b_lp[11]==1 );
                                                    #11 B resume rotation
@ (timng) flick = 1;
                                                    and A/B finish at the
#CYCL flick = 0:
                                                    same time.
wait ( g_a_lp[11] == 1 );
@ ( timng ) #CYCL ;
#CYCL $\int display(\"a0->b0->Brot->b11->a1->Arot-\rightaa11->A/Boff check end");
```

```
@ ( timng ) flick = 1;
\#(CYCL^*2) flick = 0;
wait ( g_b_lp[11]==1 );
                                                      Same to the previous
@ ( timng ) flick = 1;
                                                      case, but flick applied
#CYCL flick = 0;
                                                      at the last lamp.
wait (g_a[p[11] == 1);
@ ( timng ) flick = 1;
#CYCL flick = 0;
#CYCL $display("flick = 1 at last A, last B check end");
@ ( timng ) flick = 1;
                                                     See the message
\#(CYCL*3) flick = 0;
wait ( g b lp[11] == 1 ) #CYCL;
#CYCL $\text{display("a0->b0->a1->Arot->a11->Aoff/b1->Brot->b11 check end");
@ ( timng ) flick = 1;
\#(CYCL*3) flick = 0;
wait (g_a|p[11] == 1);
@ (timng) flick = 1;
                                                      See the message
#CYCL flick = 0:
wait ( g b lp[11] == 1 ) #CYCL;
#CYCL $display("a0->b0->a1->Arot->a11->b1->Brot->b11->A/B off check end");
```



```
@ ( timng ) flick = 1;
#CYCL flick = 0;
wait (g_a|p[4] == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_b_{p} = 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_a[p[6] == 1);
@ (timng) flick = 1;
#(CYCL*3) flick = 0;
wait (g_b_{p[11]} == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait ( g_b_lp[3] == 1 ) #CYCL;
#CYCL $display("random turn A finich first check end");
```

```
@ (timng) flick = 1; #CYCL flick = 0;
wait (g_a[p[4] == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait ( g_b_lp [7] == 1 );
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_a[p[6] == 1);
@ (timng) flick = 1;
\#(CYCL*3) flick = 0;
wait ( g_b_lp[11] == 1 );
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_a[p[11]== 1);
@ (timng) flick = 1;
#CYCL flick = 0:
wait ( g_b_lp[3] == 1 ) #CYCL;
#CYCL $display(
      "random turn A finish first and flick on last A lamp check end"
```

```
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_a_lp[2] == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_b_lp [9] == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_a_lp[6] == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_a_lp[11] == 1) #CYCL;
#CYCL $display("random turn B finich first check end");
```

```
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_a|p[2] == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_b_p = 1);
@ ( timng ) flick = 1;
#CYCL flick = 0;
wait (g_a[p[6] == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
wait (g_b_{p[1]} == 1);
@ (timng) flick = 1;
#CYCL flick = 0;
@ ( g_a_lp[11] == 1 ) #CYCL;
#CYCL $display(
  "random turn B finich first and flick at last B lamp check end"
#(CYCL*2);
                                                            No bug if this
$display("test OK, No error in the target module");
#5:
                                                             sentence
$finish;
                                                             executed.
end
endmodule
```

# A sample answer

If the number of lamps in the ring is infinite, then rotating ring is toggled from A to B or from B to A every time flick becomes 1. Very simple logic is applicable to the system.

However, because of the limited number of lamps, the rings can not rotate forever. This makes the system complex.

Taking into the fact that if the last lamp is on, the ring can not keep rotating, we can chose "the last lamp on" as one of major events to determine the behavior of the system.

And we can draw a state transition table on the next page.

This table can be mapped into RTL code less than 300 lines.

However, the code is not applicable for systems having more than 2 rings. Now, let's think of the architecture applicable to more than 2 rings system.

0 8	s or	A state transition table for 2-ring system							
last A	last B	flick/state	INTL	A_ROT_ B_NYS	A_PAU_ B_ROT	A_ROT_ B_PAU	A_FIN_ B_ROT	A_ROT_ B_FIN	
0	0	0	nop	rot_a=1	rot_b=1	rot_a=1	rot_b=1 rot_b=1 →INTL		
		1	rot_a=1 → AR_BN	rot_b=1 → AP_BR	rot_a=1 → AR_BP	rot_b=1 → AP_BR		rot_a=1	
	1	0			rot_a,b=1 → AR_BF	rot_a=1			
		1			rot_a=1 → AR_BP	rot_a,b=1 → AR_BF			
1	0	0		rot_a,b=1 → AF_BR	rot_b=1	rot_a,b=1 → AF_BR		rot a=1	
		1		rot_b=1 → AP_BR	rot_a,b=1 → AF_BR	rot_b=1 → AP_BR		→ INTL	
	1				rot_a,b=1 → INTL	Ų			

A state transition table for 2 ring evetem

NYS: not started yet

ROT: rotate

Pau: pause

FIN: completed



This can be mapped into RTL in about 200 to 250 code lines of RTL.

# A sample answer extendable to many rings

Let's focus on what is essential to this system.

**Essential operation** 

Make up for exceptional cases

Rotating ring changes with the flick signal.

Only a rotating ring receives flick, and it send "rotate request" to another ring. Then, when a ring finishes one turn, it also send "rotate request" to another ring, this time, not initiated by flick.


What makes essential operation inapplicable?

- The next ring already finished or at the last lamp, so it can not start/resume rotation.
  - Such ring pass "rotate request" to another ring.

The idea on the previous page can be illustrated as below.

flick works only for a rotating ring, other rings neglect it.

A ring starts/resumes rotation when it that receives "rotate request".



A rotating ring sends "rotate request" to the next ring when it receives flick or it finishes one turn.

A finished ring passes "rotate request" through.




goto\_intl become on when all ring finished one turn.

State transition table of a ring

	event goto		Not started yet	Rotating ROT	Pause STP	One turn complete FIN
X	x	1		dwn_flick_out=0		
0	0	0	dwn_flick_out =0	if last lamp dwn_flick_out=1 else dwn_flick_out =0	dwn_flick_out =0	
1	0	0	dwn_flick_out =0	dwn_flick_out =1  STP		
0	1	0	turn on initial lamp dwn_flick_out =0	(same to goto_intl=1		dwn_flick
1	1	0		dwn_flick_out =1	else dwn_flick_out =0 ROT	_out =1

In the all boxes above, fin is calculated by (last lamp on or state is FIN)? 1:0;

For all green boxes, lamp shall newly start, rotate, or all lamps become off.



#### A sample target code

For two rings, define is commented out.

This code is ready for 4 rings. By defining R4, it works for 4 rings, otherwise it works for 2 rings.

```
//`define R4
module multi_ring( clk, rst_n, flick,
  lamp_1, lamp 2
`ifdef R4
 , lamp_3, lamp_4
endif
parameter NUM LMP = 12 :
parameter BW LP CNT = 4;
// first ring start count
parameter [BW LP CNT-1:0] INTL CNT = 1
input clk, rst n;
input flick:
output [NÚM LMP-1:0]
  lamp_1, lamp 2
`ifdef R4
 , lamp_3, lamp 4
`endif
wire clk, rst n;
wire flick:
wire [NUM LMP-1:0]
  lamp 1, lamp 2
`ifdef R4
, lamp_3, lamp 4
`endif
```

```
// common control signals
wire fin_1, fin_2
ifdef R4
   , fin 3, fin 4
`endif
wire goto intl;
// internal variables
wire [BW LP CNT-1:0]
     lp 1<sup>-</sup>cnt, lp 2 cnt
'ifdef R4
   , lp_3_cnt, lp_4_cnt
wire dwn flick 1, dwn flick 2
`ifdef R4
   ,dwn flick 3, dwn flick 4
`endif
                                                 convert
// lamp position logic
assign lamp 1 = cnt to bit posi(lp 1 cnt);
                                                 from
assign lamp 2 = cnt to bit posi(lp 2 cnt);
                                                 counter
ifdef R4
assign lamp 3 = cnt to bit posi(lp 3 cnt);
                                                 to bit
assign lamp_4 = cnt_to_bit_posi(lp_4_cnt);
                                                 position
`endif
```

```
// connection com_ctl com_ctl_01( .clk(clk), .rst_n(rst_n), .flick(flick), .ifdef R4

.fin_v( {fin_4, fin_3, fin_2, fin_1 } ), .go_on_v( {go_on_4, go_on_3, go_on_2, go_on_1 } ), .dwn_flick_v( {dwn_flick_4, dwn_flick_3, dwn_flick_2, dwn_flick_1 } ),

*else

.fin_v( { fin_2, fin_1 } ), .go_on_v( {go_on_2, go_on_1 } ), .dwn_flick_v( {dwn_flick_2, dwn_flick_1 } ),

.dwn_flick_v( {dwn_flick_2, dwn_flick_1 } ),

.goto_intl(goto_intl) );
```

```
Verilog RTL Self-learning text material
lamp_sys lamp_sys_01( .clk(clk), .rst_n(rst_n), .goto_intl(goto_intl),
               .flīck(flīck), .dwn_flick(dwn_flick_1),
               .intl lp cnt(INTE CNT),
               .lp \overline{cnt(lp 1 cnt)},
               .fin(fin 1), .go_on(go_on_1)
                                                                                     2 rings connection
lamp_sys lamp_sys_02( .clk(clk), .rst_n(rst_n), .goto_intl(goto_intl),
               .flick(flick), .dwn_flick(dwn_flick_2),
               .intl_lp_cnt( lp_1_cnt ),
               .lp \overline{c}nt(\overline{l}p 2 \overline{c}nt),
               fin(fin 2), go on(go on 2)
`ifdef R4
lamp_sys lamp_sys_03( .clk(clk), .rst_n(rst_n), .goto_intl(goto_intl),
               .flick(flick), .dwn flick(dwn flick 3),
               .intl_lp_cnt( lp_2_cnt ),
               .lp_cnt(lp_3_cnt),
               fin(fin 3), go on(go on 3)
                                                                                    4 rings connection
lamp_sys lamp_sys_04( .clk(clk), .rst_n(rst_n), .goto_intl(goto_intl),
               .flick(flick), .dwn_flick(dwn_flick_4),
               .intl lp cnt(lp 3 cnt),
               .lp_cnt(lp_4 cnt),
               fin(fin 4), go on(go on 4)
`endif
// connection end
                                                                        com ctl
```

lamp\_sys\_01 lamp\_sys\_02 lamp\_sys\_03



```
function [NUM_LMP-1:0] cnt_to_bit_posi;
input [BW_LP_CNT-1:0] lp_cnt;
reg [BW_LP_CNT-1:0] bit_ix;
//
begin
cnt_to_bit_posi = 0;
if ( lp_cnt != 0 ) begin
bit_ix = lp_cnt -1'b1;
cnt_to_bit_posi[bit_ix] = 1'b1;
end
end
endfunction
```

convert from counter to bit position

endmodule



The followings are the lower level modules.


```
module com_ctl ( clk, rst_n, flick, fin_v, go_on_v, dwn_flick_v, goto_intl );
`ifdef R4
parameter NUM CRCL = 4;
else
parameter NUM CRCL = 2;
`endif
parameter FF DLY =1;
input clk, rst \bar{n};
input flick;
input [NUM CRCL-1:0] fin v;
input [NUM CRCL-1:0] go on v;
output goto intl;
output [NUM CRCL-1:0] dwn_flick_v;
wire clk, rst n;
wire flick:
wire [NUM CRCL-1:0] fin v;
wire NUM CRCL-1:0 go on v;
wire goto intl;
wire [NUM CRCL-1:0] dwn flick v;
// inernal variable
reg sys st; // 0 in initial state, 1 not in initial state
wire next sys st;
wire dwn flick loop; // dwn flick out of the Last circle
assign goto intl = & fin v[NUM CRCL-1:0];
assign dwn flick v[0] = dwn flick loop | ( flick & (~sys st) );
```



```
// FF for sys_st
always @ ( posedge clk or negedge rst_n ) begin
   if ( ~rst_n ) begin
      sys_st <= 1'b0 ;
   end
   else begin
      sys_st <= #FF_DLY next_sys_st ;
   end
end
assign next_sys_st = (~goto_intl) & ( flick | sys_st )
;</pre>
```

FF to memorize "system started"

all lamp off



system is running

```
// connection
       dwn flick ctl dwn flick ctl 01(
                 <u>.goto intl(goto intl),</u>
                 .dwn flick dwn flick v[0]),
                 .flick(flick),
                 .go_on(go_on_v[0]),
                 .fin(fin v[0]).
                 .dwn_flick_out(dwn_flick_v[1])
                                                                        2 rings connection
       dwn flick ctl dwn flick ctl 02(
                 .goto intl(goto_intl),
                 .dwn flick (dwn flick v[1]),
                 .flick(flick),
                 .go_on(go_on_v[1]),
                 .fin(fin_v[1]),
       ifdef R4
                 .dwn flick out(dwn flick v[2])
       dwn_flick_ctl dwn_flick_ctl_03(
                                                                      4 rings connection
                 .goto intl(goto intl),
                 .dwn flick (dwn flick v[2]),
                 .flick(flick),
                 .go_on(go_on_v[2]),
                 .fin(fin v[2]),
                 .dwn_flick_out(dwn_flick_v[3])
       dwn_flick_ctl dwn_flick_ctl_04(
                 .goto intl(goto intl),
                 .dwn_flick(dwn_flick_v[3]),
                 .flick(flick),
                 .go_on(go_on_v[3]),
                 .fin(fin_v[3]),
       `endif
                 .dwn flick out(dwn flick loop)
                                                                          2 rings connection
       endmodule
432
           © Renesas Design Vietnam, 2011
```

```
module dwn flick ctl( goto intl, dwn flick, flick, go_on, fin, dwn_flick_out );
input goto intl, dwn flick, flick, go on, fin;
output dwn flick out;
wire goto intl, dwn flick, flick, go on, fin;
wire dwn flick out;
assign dwn_flick_out = (~goto_intl) & ( go_on | ( fin & dwn_flick ) );
endmodule
module state_ctl ( clk, rst_n, goto_intl, flick, dwn_flick, last_on, state );
parameter FF DLY = 1:
parameter INTL = 2'b00; // initial, all lamp off
parameter ROT = 2'b01; // rotating
parameter STP = 2'b10; // stop
parameter FIN = 2'b11; // finished one turn, all lamp off
input clk, rst n;
input goto intl;
input flick, dwn flick;
input last on;
output [1:0] state;
wire clk, rst n;
wire goto intl:
wire flick, dwn flick;
wire last on:
reg [1:0] state; // FF
reg [1:0] next_state ; // non-FF
// state transition logic
always @ ( posedge clk or negedge rst n ) begin
 if ( ~rst n`) state <= INTL :
                                                            FF for the state
            state <=#FF_DLY next_state;
 else
end
```

```
always @ (goto intl or state or flick or dwn flick or last on ) begin
 if ( goto_intl ) begin // when goto_intl==1 go to INTL state
  next state = INTL;
 end
 else begin
  case (state)
   INTL: begin // Other than first circle, start by dwn_flick
        next state = ( dwn flick )? ROT : INTL;
        end
   ROT: begin
         if (dwn flick) begin // no other circle can rotate
          next\_state = ROT:
         end
         else begin // flick is effective
          if (flick) begin
           next_state = STP;
          end
          else begin
           next state = ( last on )? FIN : ROT;
          end
         end
        end
   STP: begin // in STP state, dwn flick is effective
         if (dwn flick) begin
          next state = (last on)? FIN: ROT;
         end
         else begin
                                                                         default : begin
          next state = STP;
                                                                               next state = 2'bxx;
         end
                                                                              end
        end
                                                                        endcase
   FIN: begin // stay in FIN state unless goto_intl becomes 1
                                                                       end
         next_state = FIN ;
                                                                     end
        end
                                                                     endmodule
```

```
module lamp_kernel( clk, rst_n, goto_intl, state, flick, dwn_flick, intl_lp_cnt,
                   lp cnt, last on, fin );
parameter FF DLY = 1;
parameter NUM LMP = 12;
parameter BW LP CNT = 4;
parameter INT\overline{L} = \overline{2}'b00 ; // initial, all lamp off
parameter ROT = 2'b01; // rotating
parameter STP = 2'b10; // stop
parameter FIN = 2'b11; // finished one turn, all lamp off
input clk, rst n;
input goto intl:
input [1:0] state
input flick, dwn flick;
input [BW_LP_CNT-1:0] intl_lp_cnt; // initial start lamp position
output [BW LP CNT-1:0] lp cnt;
output last on, fin;
wire clk, rst n;
wire goto intl;
wire [1:0] state
wire flick, dwn flick;
wire [BW LP CNT-1:0] intl lp cnt;
reg [BW LP CNT-1:0] lp cnt;
wire last on, fin;
reg [BW LP CNT-1:0] next lp cnt; // non-FF
reg [BW LP CNT-1:0] last Tp cnt; // last lamp position FF
reg BW LP CNT-1:0 next last lp cnt; // non-FF
last_on and fin
                                                                evaluation
```

```
// lamp FF logic
always @ ( posedge clk or negedge rst_n ) begin
 if( ~rst n ) begin // clear lamp on reset
                                                                      FF for lamp position
  Ip cnt \le 0:
 end
                                                                      counter
 else begin
  lp cnt <=#FF DLY next lp cnt;</pre>
 end
end
always @ (goto intl or state or flick or dwn flick or last on or intl lp cnt or
lp cnt ) begin
 if ( goto_intl ) begin // on go_to_intl clear lamp
  next_{p_cnt} = 0;
 end
 else begin
  case (state)
    INTL: begin
         case ( { flick, dwn flick } )
           2'b01 begin // start from #0 lamp if flick=0
                next_lp_cnt = 1;
               end
           2'b11: begin // start from intl lamp if flick=1
                next Ip cnt = intl Ip cnt;
               end
           default : begin // if dwn_flick=0, do not start
                next p cnt = p cnt;
              end
         endcase
        end
```



```
ROT: begin
         if (dwn flick) begin
          next_lp_cnt = rot_lamp(lp_cnt);
         end
         else begin
          if (flick) begin // if flick=1 in ROT, stop
           next lp cnt = lp cnt;
          end
          else begin
           next_lp_cnt = ( last_on )? 0 : rot_lamp(lp_cnt) ;
          end
         end
        end
   STP: begin
         if (dwn_flick) begin
          next_lp_cnt = ( last_on )? 0 : rot_lamp(lp_cnt) ;
         end
         else begin
          next_lp_cnt = lp_cnt;
         end
        end
   default : begin
        next_lp_cnt = lp_cnt;
      end
  endcase
 end
end
```


```
// last lamp position logic
always @ ( posedge clk or negedge rst_n ) begin
 if( ~rst n ) begin // set last lamp position
                                                               FF for last lamp
  last Ip cnt <= NUM LMP :
 end
                                                               position counter
 else begin
  last lp cnt <=#FF DLY next last lp cnt;
 end
end
reg [BW LP CNT-1:0] temp cnt;
always @ (state or flick or dwn flick or intl lp cnt or last lp cnt) begin
 case (state)
  INTL: begin
          if (flick & dwn flick ) begin
           temp cnt = intl lp cnt - 1'b1;
            next last lp cnt = (temp cnt)? temp cnt: NUM LMP;
          end
          else begin
                                                                           12 lamps
            next last lp cnt = last lp cnt;
          end
       end
  default : begin
                                                   1 2 3 4 5 6 7 8 9101112<mark>131415161</mark>718
        next last lp cnt = last lp cnt;
       end
 endcase
end
                                                              5 6 7 8 9101112 1 2 3 4
function [BW_LP_CNT-1:0] rot_lamp; input [BW_LP_CNT-1:0] lp_cnt; reg [BW_LP_CNT-1:0] rot_wk;
begin
 rot wk = lp cnt + 1'b1;
 rot lamp = (rot wk > NUM LMP)? (rot wk - NUM LMP) : rot wk;
end<sup>-</sup>
endfunction
endmodule
  © Renesas Design Vietnam, 2011
```

```
module lamp_sys( clk, rst_n, goto_intl, flick, dwn_flick, intl_lp_cnt,
                   Ip cnt, fin, go on );
parameter NUM LMP = 12:
parameter BW IP CNT = 4;
parameter FF DLY = 1;
parameter INTL = 2'b00; // initial, all lamp off
parameter ROT = 2'b01; // rotating
parameter STP = 2'b10 : // stop
parameter FIN = 2'b11; // finished one turn, all lamp off
input clk, rst n;
input goto intl; // 1 if go to INTL state
input flick, dwn flick;
input [BW_LP_CNT-1:0] intl_lp_cnt; // initial lamp position
output [BW LP CNT-1:0] lp cnt; // On lamp position counter
output fin; 7/1 if last lamp on or FIN state, else 0
output go on; // 1 if dwn flick must be given to the next circle
wire clk, rst n;
wire goto intl;
wire flick, dwn flick;
wire [BW LP CNT-1:0] intl lp cnt;
wire [BW LP CNT-1:0] lp cnt;
wire fin;
wire go on;
// internal variables
wire last_on; // 1 if last lamp is on
```




file name: multi\_ring.v

Run this code for 4 rings system if you have time.



Ex 6-4. Elevator: Design a module to control an elevator cage moving up and down through 8 stories high building.



to\_btn[7:0] : installed in the elevator cage. If pushed, the corresponding to\_lamp will become on at the next clock rise time.

to\_lamp[7:0] : installed in the elevator cage. It shows the floor to stop and becomes on when to\_btn pushed, and becomes off when the elevator stops at the designated floor.

up\_btn[7:0] : installed on each floor. Bit i is installed on #i floor. Becomes on if up-going elevator is requested.


dwn\_btn[7:0] : installed on each floor. Bit i is installed on #i floor. Becomes on if down-going elevator is requested.


up\_lamp[7:0] : installed on each floor. Bit i is installed on #i floor. Becomes on if up-going elevator request is accepted and becomes off when up\_going elevator stops at the floor.

dwn\_lamp[7:0] : installed on each floor. Bit i is installed on #i floor. Becomes on if down-going elevator request is accepted and becomes off when down\_going elevator stops at the floor.

floor[3:0] : shows the position of the elevator in the building. floor = 3 means the elevator is at #3 floor.

The elevator cage needs 3 stages to pass one floor. The first stage is MV\_IN, and the middle stage is MV\_PASS, MV\_STP, or WAIT\_STP, and the last stage is MV\_OUT. MV\_IN, MV\_PASS, and MV\_OUT need 1 cycle. MV\_STP needs 4 cycles. WAIT\_STP needs at least 4 cycles.






### Elevator state

State ( stage )		( stage )	The next state
(1)		MV_OUT	MV_IN of one floor up (incase UP_GOING) or MV_IN of one floor down (incase DWN_GOING). No change of UP/DWN direction.
(2)	UP_ GOING or	MV_IN	(3)MV_IN, (4)MV_STP, or (5)WAIT_STP of the same floor depending on xx_lamp at clock rise time. UP/DWN direction may change.
(3)	Oi	MV_PAS	MV_OUT of the same floor. No change of UP/DWN direction.
(4)	DWN_ GOING	MV_STP	Stay in this state 4 cycles, and then go to MV_OUT. No change of UP/DWN direction.
(5)	WAIT_STP		After staying in this state 4 cycles go to (1)MV_OUT of (5)WAIT_STP of the same floor depending on xx_lamp.

Use the following state variable if needed.



#### Action in each state

State	Operation at clock rise time	
(1) MV_OUT	If UP_GOING add 1 to floor, if DWN_GOING subtract 1 from floor. (2) MV_IN	
(2) MV_IN	Go to (3) MV_PAS  (4) MV_STP  (5) WAIT_STP  by following the rule on the next page.	
(3) MV_PAS		
(4) MV_STP	After staying 4 cycles in this state (2) MV_OUT	
(5) WAIT_STP	After staying 4 cycles in this state, check the flowing at clock rise time.  If any call from upper floors (1) MV_OUT  In case call from upper floors, set UP_GOING.  If from lower floors, set DWN_GOING.  If both at the same time set UP_GOING.  else no call (5) WAIT_STP	

Call from upper/lower floors can be checked as shown on the next page.

### Operation in case of MV\_IN (UP\_GOING)

	lamp state	description
Call from #k+1	to_lamp[k]=1 or up_lamp[k]=1	
or upper	other than above	
No call from	Call from #k-1 or lower	UP_GOING → DWN_GOING   (4) MV_STP
#k+1 or upper	No call from #k-1 or lower	(5) WAIT_STP

top floor current floor(#k)

to\_lamp | up\_lamp | dwn\_lamp

The figure is for 16 stories height building.

If not zero, then call from #k+1 or upper.

If not zero, then call from #k-1 or lower.

# Operation in case of MV\_IN (DWN\_GOING)

lan	np state	description
Call from #k-1	to_lamp[k]=1 or dwn_lamp[k]=1	
or lower	other than above	
No call from	Call from #k+1 or upper	DWN_GOING → UP_GOING
#k-1 or lower	No call from #k+1 or upper	(5) WAIT_STP

To which state to move from MV\_IN and WAIT\_STP state is determined by moving up/down direction and to\_lamp, up\_lamp, and dwn\_lamp. These lamps are turned on by to\_btn, up\_btn, and dwn\_btn respectively. However, depending on the state and direction, some of these bottoms are invalid as shown below. They can turn on lamps only when they are valid. Note that, bit n of xx\_btn is always valid if n is not a current floor.

validity of bit k of xx\_btn when the cage is at #k floor

bottom	state
to_btn	In the states, MV_IN, MV_PAS, MV_STP, or WAIT_STP, the bit k is invalid. In other cases, valid.
up_btn	In case of UP_GOING, invalid if in the state of MV_IN, MV_PAS, MV_STP, or WAIT_STP. In other cases valid.
dwn_btn	In case of DWN_GOING, invalid if in the state of MV_IN, MV_PAS, MV_STP, or WAIT_STP. In other cases valid.

Following the rule of validity of xx\_btn, xx\_lamp is controlled as below.

### Operation applicable to to\_lamp

floor	Operation
	If in the state of MV_IN, MV_PAS, MV_STP, or WAIT_STP, then turn off to_lamp[k].
current floor (#k)	In other states apply the following operation.
	If to_btn[k] = 1, then to_lamp[k] = 1, else keep previous value.
other floor (#n) n is 0 to top floor except current floor.	If to_btn[n] = 1, then to_lamp[n] = 1, else keep previous value.

Actual turn on/off operation must be applied at clock rise time, therefore, xx\_lamp shall become 1 in the next clock cycle. Example; If to\_btn[k] is on in MV\_OUT state, to\_lamp[k] will be on throughout MV\_IN state.

## Operation applicable to up\_lamp

floor	Operation
current floor (#k)	When UP_GOING, and if in the state of MV_IN, MV_PAS, MV_STP, or WAIT_STP, then turn off up_lamp[k].  In other states apply the following operation.  If up_btn[k] = 1, then up_lamp[k] = 1, else keep previous value.
other floor (#n) n is 0 to top floor except current floor.	If up_btn[k] = 1, then up_lamp[k] = 1, else keep previous value.

## Operation applicable to dwn\_lamp

floor	Operation
current floor (#k)	When DWN_GOING, and if in the state of MV_IN, MV_PAS, MV_STP, or WAIT_STP, then turn off dwn_lamp[k].  In other states apply the following operation.  If dwn_btn[k] = 1, then dwn_lamp[k] = 1, else keep previous value.
other floor (#n) n is 0 to top floor except current floor.	If dwn_btn[k] = 1, then dwn_lamp[k] = 1, else keep previous value.

Now write Verilog RTL code for elevator.

You do not have to use state definition given in the previous pages. You can use your own state variables. However, the elevator cage must operate as described in the previous pages.

When writing the code, you must consider the followings;

The number of floors must be adjustable. Write the code so that you can easily change the number of floors.

Do not write flat code. Create a structured code so that the system can be tested from lower level primitive module to higher level top module.

You must also write a test bench to test your code.

You may use a test bench shown on the next pages besides your own test bench.

### Work flow for solutions

- (1) Investigate the function of the system.
- (2) Find what is essential to the function,
- (3) Write a design document including a state transition table,
- (4) Write a RTL code for the target module,
- (5) Run the automatic test bench on the next pages with the target module you created.

If your code is rejected, correct your code.

Copy and paste the test bench module on the next pages into you PC and run it with your my\_elavator module to see if your code is OK or Not.

# A sample test bench, automatic tester

```
// test bench for elevator exercise
module test my elevator;
parameter \overline{FL}_\overline{NUM} = 8;
parameter FL BW = 4;
parameterHF_CYCL= 5;
parameter CYCL = HF CYCL * 2;
reg rst n, clk;
reg[FL_NUM-1:0] to_btn, up_btn, dwn_btn;
wire[FL NUM-1:0] to lamp, up lamp, dwn lamp;
wire[FL BW-1:0] floor;
// work
                                                                      target module
reg [400:1] msg:
reg [2:0] cnt;
                                                                       connection
// connect signals to game
my_elevator_01 ( .rst_n(rst_n), .clk(clk),
            .to_btn(to_btn), .up_btn(up_btn), .dwn_btn(dwn_btn),
            .to_lamp(to_lamp), .up_lamp(up_lamp), .dwn_lamp(dwn_lamp),
            .floor(floor)
// connection end
always begin // clock generator
 clk = 1'b0; #HF CYCL;
                                      clock generator
 clk = 1'b1; #HF CYCL;
end
```



#### Display variables 2 units time after clock rise

```
always @ (posedge clk) begin
 #2 $strobe("t=%d, rst=%b, clk=%b,\fmathbf{h}, tfb=%b, ucb=%b, dcb=%b,\fmathbf{h}, tlp=%b, ulp=%b,
dlp=%b,\foot=%d, state=%b, cntr=%d, u_cl=%b, d_cl=%b",
         $stime, rst n, clk, to btn, up btn, dwn btn, to lamp, up lamp, dwn lamp, floor,
         my_elevator_01.elv_st, my_elevator_01.st_ctl_01.sty_cntr,
         my elevator 01.st ctl 01.up call, my elevator 01.st ctl 01.dwn call
end
                                                    Internal signals are observed,
                                                    change this part to fit to your
initial begin // give value to control variable
                                                    RTL code.
  rst n = 1'b0:
  \#CYCL rst n = 1'b1:
end
                                          test1: Check keep no operation
initial begin
                                          if no request.
    to btn = 8'b0000 0000:
    up btn = 8'b0000 0000:
    dwn btn = 8'b0000 0000:
$display("**** test 1 start, no movement if there is no request");
@( posedge clk ) #2 chk_stay( 1, "must stay at #0 with no request", 0, 8'h00, 8'h00, 8'h00 );
// check no move for no request
#(CYCL*9) chk stay(0, "must stay at #0 with no request", 0, 8'h00, 8'h00, 8'h00);
// check no move for no request
$display("test 1 end\u00e4n\u00e4n");
```

test2: Check if the cage can go top floor without stopping any floor if up call from the top floor.



```
$display("test 2 start, up call from #7 only and go to #7 and wait");

#CYCL up_btn = 8'b1000_0000;

#CYCL chk_stay( 1, "up_lamp[7] must turn on", 0, 8'h00, 8'h80, 8'h00 );

up_btn = 8'b0000_0000;

@( posedge clk ) #2 chk_stay( 1, "start going up", 0, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 3, "keep going up", 1, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 3, "keep going up", 2, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 3, "keep going up", 3, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 3, "keep going up", 4, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 3, "keep going up", 5, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 3, "keep going up", 6, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 1, "arrive at #7", 7, 8'h00, 8'h80, 8'h00 );

#CYCL chk_stay( 0, "arrive at #7", 7, 8'h00, 8'h00, 8'h00 );

#CYCL chk_stay( 1, "stay at #7", 7, 8'h00, 8'h00, 8'h00 );

#CYCL*5) chk_stay( 1, "stay at #7", 7, 8'h00, 8'h00, 8'h00 );

$display("test 2 end\u00e4n\u00e4n\u00e4n");
```



test3: While at top floor, down call from all the floors, and one cycle later up call from all the floors. Check go down stopping at all the floors and go up again stopping at all the floors up to #6 floor.

While at the top floor, xx\_btn for the top floor must be neglected.



```
$display("test 3 start, dwn call from all the floor and next up call from all the floor");
    dwn_btn = 8'b1111_1111;

#CYCL chk_stay( 1, "start #7 to down", 7, 8'h00, 8'h00, 8'h7f);
    dwn_btn = 8'b0000_0000;
    up_btn = 8'b1111_1111;

#CYCL chk_stay( 1, "start #7 to down", 7, 8'h00, 8'h7f, 8'h7f);
    up_btn = 8'b0000_0000;

#CYCL chk_stay( 1, "enter #6 to down", 6, 8'h00, 8'h7f, 8'h7f);

#CYCL chk_stay( 5, "stopping #6", 6, 8'h00, 8'h7f, 8'h3f);

#CYCL chk_stay( 1, "enter #5 to down", 5, 8'h00, 8'h7f, 8'h3f);

#CYCL chk_stay( 5, "stopping #5", 5, 8'h00, 8'h7f, 8'h1f);
```



```
#CYCL chk stay( 1, "enter #4 to down", 4, 8'h00, 8'h7f, 8'h1f );
#CYCL chk stay(5, "stopping #4", 4, 8'h00, 8'h7f, 8'h0f);
#CYCL chk stay( 1, "enter #3 to down", 3, 8'h00, 8'h7f, 8'h0f );
#CYCL chk stay(5, "stopping #3", 3, 8'h00, 8'h7f, 8'h07);
#CYCL chk_stay( 1, "enter #2 to down", 2, 8'h00, 8'h7f, 8'h07 );
#CYCL chk_stay( 5, "stopping #2", 2, 8'h00, 8'h7f, 8'h03 );
#CYCL chk stay( 1, "enter #1 to down", 1, 8'h00, 8'h7f, 8'h03 );
#CYCL chk stay(5, "stopping #1", 1, 8'h00, 8'h7f, 8'h01);
#CYCL chk stay( 1, "enter #0 to down", 0, 8'h00, 8'h7f, 8'h01 );
#CYCL chk stay( 1, "down to up change", 0, 8'h00, 8'h7f, 8'h00 );
#CYCL chk stay(4, "stopping #0", 0, 8'h00, 8'h7e, 8'h00);
#CYCL chk stay( 1, "enter #1 to up", 1, 8'h00, 8'h7e, 8'h00 );
#CYCL chk stay(5, "stopping #1", 1, 8'h00, 8'h7c, 8'h00);
#CYCL chk_stay( 1, "enter #2 to up", 2, 8'h00, 8'h7c, 8'h00 );
#CYCL chk stay(5, "stopping #2", 2, 8'h00, 8'h78, 8'h00);
#CYCL chk stay( 1, "enter #3 to up", 3, 8'h00, 8'h78, 8'h00 );
#CYCL chk_stay( 5, "stopping #3", 3, 8'h00, 8'h70, 8'h00 );
#CYCL chk stay( 1, "enter #4 to up", 4, 8'h00, 8'h70, 8'h00 );
#CYCL chk stay(5, "stopping #4", 4, 8'h00, 8'h60, 8'h00);
#CYCL chk stay( 1, "enter #5 to up", 5, 8'h00, 8'h60, 8'h00 );
#CYCL chk_stay( 5, "stopping #5", 5, 8'h00, 8'h40, 8'h00 );
#CYCL chk stay( 1, "enter #6 to up", 6, 8'h00, 8'h40, 8'h00 );
#CYCL chk stay(5, "stopping #6", 6, 8'h00, 8'h00, 8'h00);
#CYCL chk_stay(0, "wait at #6", 6, 8'h00, 8'h00, 8'h00);
$display("test 3 end\u00e4n\u00e4n\u00e4);
```

test4: While at #6 floor, to\_btn for #6, #4, #2, and #0 are on. Check if pass #5, #3, and #1, and if stop at #4, #2, and #0.



```
$display("test 4 start, to call#6,#4,#2,#0 and then up call from #0");
@(posedge clk) #2 to btn = 8'b0101 0101;
#CYCL chk stay( 1, "start going dwn", 6, 8'h15, 8'h00, 8'h00 );
    to btn = 8'b0000 0000:
#CYCL chk stay( 1, "leave #6 to dwn", 6, 8'h15, 8'h00, 8'h00 );
#CYCL chk stay( 1, "enter #5", 5, 8'h15, 8'h00, 8'h00 );
#CYCL chk_stay( 2, "pass #5 to dwn", 5, 8'h15, 8'h00, 8'h00 );
#CYCL chk_stay( 1, "enter #4 to dwn", 4, 8'h15, 8'h00, 8'h00 );
#CYCL chk stay(5, "stay #4", 4, 8'h05, 8'h00, 8'h00);
#CYCL chk stay( 1, "enter #3 to dwn", 3, 8'h05, 8'h00, 8'h00 );
#CYCL chk_stay( 2, "pass #3", 3, 8'h05, 8'h00, 8'h00 );
#CYCL chk stay( 1, "enter #2 to dwn", 2, 8'h05, 8'h00, 8'h00 );
#CYCL chk stay(5, "stay #2", 2, 8'h01, 8'h00, 8'h00);
#CYCL chk stay( 1, "enter #1 to dwn", 1, 8'h01, 8'h00, 8'h00 );
#CYCL chk stay(2, "pass #1", 1, 8'h01, 8'h00, 8'h00);
#CYCL chk_stay( 1, "enter #0 to dwn", 0, 8'h01, 8'h00, 8'h00 );
#CYCL chk stay(5, "stay #0", 0, 8'h00, 8'h00, 8'h00);
#CYCL chk_stay(0, "wait st #0", 0, 8'h00, 8'h00, 8'h00);
$display("test 4 end\u00e4n\u00e4n");
```

#### test5: up down mixed operation

```
$display("test 5 start, random test"):
@(posedge clk) #2 to btn = 8'b0000 0011;
#CYCL chk stay( 1, "still at #0", 0, 8'h02, 8'h00, 8'h00 );
    to btn = 8'b0000 0000:
#CYCL chk_stay( 1, "start to up", 0, 8'h02, 8'h00, 8'h00 );
#CYCL chk_stay( 1, "enter #1", 1, 8'h02, 8'h00, 8'h00 );
#CYCL chk_stay( 5, "stay at #1", 1, 8'h00, 8'h00, 8'h00 );
    up btn = 8'b0010 1010;
    dwn btn = 8'b1000 0011;
#CYCL chk stay( 1, "start to up",
                                 1, 8'h00, 8'h28, 8'h81);
    up btn = 8'b0000 0000;
    dwn btn = 8'b0000 0000;
#CYCL chk stay( 1, "leave #1",
                               1, 8'h00, 8'h28, 8'h81 );
#CYCL chk stay(3, "passing #2", 2, 8'h00, 8'h28, 8'h81);
#CYCL chk_stay( 1, "enter #3",
                                  3, 8'h00, 8'h28, 8'h81);
#CYCL chk_stay( 5, "stay #3",
                                  3, 8'h00, 8'h20, 8'h81);
#CYCL chk stay(3, "passing #4", 4, 8'h00, 8'h20, 8'h81);
#CYCL chk stay( 1, "enter #5", 5, 8'h00, 8'h20, 8'h81 );
#CYCL chk stay(5, "stay #5", 5, 8'h00, 8'h00, 8'h81);
#CYCL chk stay(3, "passing #6",
                                   6, 8'h00, 8'h00, 8'h81);
```



```
#CYCL chk stay(2, "enter #7", 7, 8'h00, 8'h00, 8'h81);
#CYCL chk_stay( 4, "stay #7", 7, 8'h00, 8'h00, 8'h01 );
#CYCL chk_stay( 3, "passing #6", 6, 8'h00, 8'h00, 8'h01 );
#CYCL chk stay(3, "passing #5", 5, 8'h00, 8'h00, 8'h01);
#CYCL chk_stay(3, "passing #4", 4, 8'h00, 8'h00, 8'h01);
#CYCL chk_stay(3, "passing #3", 3, 8'h00, 8'h00, 8'h01);
#CYCL chk stay(3, "passing #2", 2, 8'h00, 8'h00, 8'h01);
     to btn = 8'b0000 0010;
#CYCL chk stay( 1, "enter #1", 1, 8'h02, 8'h00, 8'h01 );
     to btn = 8'b0000 0000;
#CYCL chk_stay( 5, "stay at #1", 1, 8'h00, 8'h00, 8'h01 );
#CYCL chk_stay( 1, "enter #0", 0, 8'h00, 8'h00, 8'h01 );
#CYCL chk stay(0, "stay at #0",
                                    0, 8'h00, 8'h00, 8'h00);
$display("test 5 end\u00e4n\u00e4n");
$display("test complete with no error\u00e4n");
$finish:
end
```

```
// ********
task chk stay; // check if stay cnt cycles, if cnt=0 check 8 cycles
input [2:0] cnt;
input [400:1] msg;
input [FL BW-1:0] flr;
input [FL NUM-1:0] to Ip, up Ip, dwn Ip;
begin: THIS LOOP
 chk_elv( msg, flr, to_lp, up_lp, dwn_lp );
 if (cnt == 1) begin
  disable THIS LOOP;
 end
 else begin
  #CYCL chk elv( msg, flr, to lp, up_lp, dwn_lp );
  if (cnt == 2) begin
   disable THIS LOOP;
  end
  else begin
   #CYCL chk elv(msg, flr, to lp, up lp, dwn lp);
   if (cnt == 3) begin
    disable THIS LOOP;
   end
   else begin
    #CYCL chk_elv( msg, flr, to_lp, up_lp, dwn_lp );
    if (cnt == 4) begin
      disable THIS LOOP;
    end
```

Task chk\_stay: check if variables are the same to input arguments during cnt cycles. If cnt=0, check for 8 cycles.

```
else begin
      #CYCL chk_elv( msg, flr, to_lp, up_lp, dwn_lp );
      if (cnt == 5) begin
       disable THIS_LOOP;
      end
      else begin
       #CYCL chk elv(msg, flr, to lp, up lp, dwn lp);
       if (cnt == 6) begin
        disable THIS_LOOP;
       end
       else begin
        #CYCL chk_elv( msg, flr, to_lp, up_lp, dwn_lp );
        if ( cnt == 7 ) begin
         disable THIS_LOOP;
        end
        else begin
         #CYCL chk_elv( msg, flr, to_lp, up_lp, dwn_lp );
        end
       end
      end
    end
   end
  end
 end
end
endtask
```

```
Task chk elv: Check if
  ******
                                               variables are same to the
task chk elv;
                                               input arguments. If not, then
input [400:1] msg;
input [FL BW-1:0] flr:
                                               output message and
input [FL NUM-1:0] to Ip, up Ip, dwn Ip;
                                               terminate simulation.
begin
 if ( ( flr != floor ) | ( to_lp != to_lamp ) | ( up_lp != up_lamp ) | ( dwn_lp != dwn_lamp ) )
begin
     $strobe("t=%0d, %s, floor=%0d: expected=%0d", $stime, msg, floor, flr);
     $strobe(" to lamp=%b: expected=%b, btn=%b\u00e4n up lamp=%b: expected=%b,
btn=%b\u2245n dw lamp=\u2246b : expected=\u2246b, btn=\u2246b",
          to lamp, to lp, to btn, up lamp, up lp, up btn, dwn lamp, dwn lp, dwn btn);
     $strobe("state=%b", my elevator 01.elv st );
    #1 $finish;
 end
end
endtask
endmodule
```

file name: test my elevator.v

# A sample target code

```
// elevator control logic exercise
// top module
// (c) all right reserved, 2010, RVC, Corp.
module my elevator (clk, rst n, to btn, up btn, dwn btn,
             to lamp, up lamp, dwn lamp, floor
parameter FL NUM = 8:
parameter FL BW = 4; // bit width needed for FL NUM, if FL NUM=8, FL BW must be 4.
             // if FL NUM=16, FL BW must be 5. if FL NUM=32, FL BW must be 6.
             // if FL NUM=20, FL BW must be 6
input clk, rst n;
input [FL NUM-1:0] to btn, up btn, dwn btn;
output [FL NUM-1:0] to lamp, up lamp, dwn lamp;
output [FL BW-1:0] floor;
// module connection
st ctl st ctl 01(.clk(clk), .rst n(rst n), .floor(floor),
           .to lamp(to lamp), .up lamp(up lamp), .dwn lamp(dwn lamp),
           .elv st(elv st)
elv ctl elv ctl 01(.clk(clk), .rst n(rst n), .elv st(elv st),
            .floor(floor)
lamp_ctl lamp_ctl_01( .clk(clk), .rst_n(rst_n), .elv_st(elv_st), .floor(floor),
           .to btn(to btn), .up btn(up btn), .dwn btn(dwn btn),
           .to lamp(to lamp), .up lamp(up lamp), .dwn lamp(dwn lamp));
endmodule
```



```
// elevator state control module
// (c) all right reserved, 2010, RVC, Corp.
module st ctl (clk, rst n, floor,
          to lamp, up lamp, dwn lamp, elv st);
parameter FF DLY = 1;
parameter FL NUM = 8; // number of floors, one bit for one floor
parameter FL BW = 4; // bit width needed to hold floor number
parameter ST BW = 4; // bit width of state to hold UP GOING and MV IN
parameter CNT BW = 4; // bit width of counter to count up to 4,
              // 4 is the minimum cycle to stay in WAIT STP state
parameter WAIT STP = 2'b00;
parameter UP GOING = 2'b10;
parameter DWN GOING = 2'b01;
parameter MV \overline{IN} = 2'b10;
parameter MV OUT = 2'b01;
parameter MV STP = 2'b00;
parameter MV PAS = 2'b11;
input clk, rst n;
input [FL BW-1:0] floor;
input [FL NUM-1:0] to lamp, up lamp, dwn lamp;
output [ST BW-1:0] elv st;
wire clk, rst n;
wire [FL BW-1:0] floor;
wire [FL NUM-1:0] to_lamp, up_lamp, dwn_lamp;
reg [ST BW-1:0] elv st; // FF
```



```
// internal variables
reg [ST BW:0] next elv st; // non-FF
wire [1:0] mv dir, mv st;
reg [CNT BW-1:0] sty cntr; // FF, counter to stay at least 4 cycles
reg [CNT BW-1:0] next sty cntr; // non-FF
always @ (posedge clk or negedge rst n) begin
 if (rst n==1'b0) begin
   elv st <=#FF DLY { WAIT STP, 2'b00 };
 end
 else begin
   elv st <=#FF DLY next elv st;
 end
end
// connect call check module
wire [FL NUM-1:0] floor call;
assign floor call = to lamp | up lamp | dwn lamp;
call chk call chk 01(.floor(floor), .floor call(floor call),
             .up call(up call), .dwn call(dwn call));
always @ (elv st or floor or to lamp or up lamp or dwn lamp
      or up call or dwn call or sty cntr ) begin
 casez (elv st) // synopsys parallel case
 { UP GOING, MV OUT }, { DWN GOING, MV OUT } : begin // MV OUT to MV IN
    next elv st = { elv st[ST BW-1:ST BW-2], MV IN };
   end
 { UP GOING, MV PAS }, { DWN GOING, MV PAS } : begin // MV PAS to MV OUT
    next elv st = { elv st[ST BW-1:ST BW-2], MV OUT };
   end
```



```
{ UP GOING, MV STP }.
{ DWN GOING, MV STP } : begin // MV STP to MV OUT
   // stay in the same state 0.1.2.3 cycles??
  next_elv_st=( sty_cntr == 3'd3 )? { elv_st[ST_BW-1:ST_BW-2], MV OUT } : elv_st;
 end
{ WAIT STP, 2'b?? }: begin // WAIT STP to UP GOING/DWN MV OUT
  if (sty cntr == 3'd3) begin // stay in the same state 0,1,2,3 cycles??
     if (up call == 1'b1) begin
         next elv st = { UP GOING, MV OUT };
     end
     else begin
      next elv st= (dwn call == 1'b1)? {DWN GOING, MV OUT}: elv st;
     end
  end
  else begin
     next elv st = elv st;
   end
 end
{ UP GOING, MV IN }: begin // UP GOING MV IN to MV PAS, MV STP or WAIT STP
     if (up call == 1'b1) begin
      next_elv_st= ( to_lamp[floor] | up_lamp[floor] )? { UP_GOING, MV_STP } :
                  {UP GOING, MV PAS };
     end
     else begin
       // if no up call, must stop at current floor change direction
      next_elv_st=( dwn_cal_= 1'b1 )? { DWN_GOING, MV_STP } : { WAIT_STP, 2'b00 }
     end
 end
```



```
{ DWN_GOING, MV_IN }: begin // DWN_GOING MV_IN to MV_PAS, MV_STP or WAIT_STP if ( dwn_call == 1'b1 ) begin next_elv_st = ( to_lamp[floor] | dwn_lamp[floor] )? { DWN_GOING, MV_STP } : { DWN_GOING, MV_PAS } ; end else begin // Change direction or Wait if no call from up nor down next_elv_st=( up_call == 1'b1 )? { UP_GOING, MV_STP }: { WAIT_STP, 2'b00 } ; end end default : begin next_elv_st = 4'bxxxx ; end endcase end
```



```
// stay counter
always @ ( posedge clk or negedge rst_n ) begin
 if (~rst n) begin
   sty cntr <=#FF DLY 3'b000;
 end
 else begin
  sty_cntr <=#FF_DLY next_sty_cntr;
 end
end
always @ ( elv_st or sty_cntr ) begin
 next sty cntr = 3'b000;
 casez ( elv_st ) // synopsys parallel_case
  { UP GOING, MV STP }, { DWN GOING, MV STP },
  { WAIT_STP, 2'b?? } : begin // count 4, from 0 to 3, to stay at least 4 cycles
      next_sty_cntr= ( sty_cntr < 3'b011 ) ? sty_cntr + 1'b1 : sty_cntr ;
   end
  default : begin
       next_sty_cntr = 0;
   end
 endcase
end
endmodule
```



```
// local module in st_ctl;
// check if there are call from upper floors or from lower floors
// (c) all right reserved, RVC, Corp.
module call_chk (floor, floor_call, up_call, dwn_call);
parameter FL NUM = 8;
parameter FL BW = 4;
input [FL BW-1:0] floor;
input [FL NUM-1:0] floor call;
output up_call, dwn_call; // up_call is 1 if there is call from upper floor
wire [FL BW-1:0] floor;
wire [FL_NUM-1:0] floor_call;
wire up call, dwn call;
// internal varibale
wire [FL NUM-1:0] up wk, dwn wk;
// check floor call[FL NUM-1:floor+1] and floor_call[floor-1:0]
assign { up_wk, dwn_wk } = { floor_call, {FL_NUM{1'b0}}} } >> floor;
assign up_call = ( up_wk[FL_NUM-1:1] )? 1'b1 : 1'b0 ;
assign dwn call = ( dwn wk[FL NUM-1:0] )? 1'b1 : 1'b0 ;
endmodule
```



```
// lamp control moduel, turn on and off lamps
// (c) all right reserved, RVC, Corp.
module lamp ctl (clk, rst n, elv st, floor,
          to btn, up btn, dwn btn,
          to lamp, up lamp, dwn lamp);
parameter FF DLY = 1:
parameter FL NUM = 8;
parameter FL BW = 4;
parameter ST BW = 4:
parameter WAIT STP = 2'b00;
parameter UP GOING = 2'b10;
parameter DWN GOING = 2'b01;
parameter MV \overline{IN} = 2'b10;
parameter MV OUT = 2'b01;
parameter MV STP = 2'b00;
parameter MV PAS = 2'b11;
input clk, rst n;
input [ST BW-1:0] elv st;
input [FL BW-1:0] floor;
input [FL NUM-1:0] to btn, up btn, dwn btn;
output [FL NUM-1:0] to lamp, up lamp, dwn lamp;
wire clk, rst n;
wire [ST_BW-1:0] elv_st;
wire [FL BW-1:0] floor;
wire [FL NUM-1:0] to btn, up btn, dwn btn;
```



```
reg [FL NUM-1:0] to lamp, up lamp, dwn lamp; // FF,
// internal register
reg [FL_NUM-1:0] next_to_lamp, next_up_lamp, next_dwn_lamp; // non-FF
// internal variables
wire [1:0] mv dir, mv st;
assign { mv dir, mv st } = elv st;
always @ (posedge clk or negedge rst n) begin
 if (~rst n) begin
   to_lamp[FL_NUM-1:0] <=#FF_DLY {FL_NUM{1'b0}};
   up_lamp[FL_NUM-1:0] <=#FF_DLY {FL_NUM{1'b0}};
   dwn_lamp[FL_NUM-1:0] <=#FF_DLY {FL_NUM {1'b0}};
 end
 else begin
   to lamp[FL NUM-1:0] <=#FF DLY next to lamp;
   up_lamp[FL_NUM-1:0] <=#FF_DLY next_up_lamp;</pre>
   dwn lamp[FL NUM-1:0] <=#FF DLY next dwn lamp;
 end
end
```




```
always @ (elv st or floor or to btn or to lamp) begin
 next to lamp = to lamp | to btn;
 casez (elv st) // synopsys parallel case
  { UP GOING, MV IN }, { UP GOING, MV PAS }, { UP_GOING, MV_STP },
  {DWN GOING, MV IN }, {DWN GOING, MV PAS }, {DWN GOING, MV STP },
  { WAIT STP, 2'b?? } : begin
        next to lamp[floor] = 1'b0;
    end
 endcase
end
always @ (elv st or floor or up btn or up lamp) begin
 next up lamp = up lamp | up btn;
 casez (elv st) // synopsys parallel case
  { UP GOING, MV IN }, { UP GOING, MV PAS }, { UP GOING, MV STP },
  { WAIT STP, 2'b?? } : begin
         next up lamp[floor] = 1'b0;
    end
 endcase
end
always @ (elv st or floor or dwn btn or dwn lamp) begin
 next dwn lamp = dwn lamp | dwn btn;
 casez (elv st) // synopsys parallel case
  { DWN GOING, MV IN }, { DWN GOING, MV PAS }, { DWN GOING, MV STP },
  { WAIT STP, 2'b?? } : begin
         next dwn lamp[floor] = 1'b0;
    end
 endcase
end
endmodule
```



```
// elevator position control moduel, count up or down floor
// (c) all right reserved, RVC, Corp.
module elv ctl (clk, rst n, elv st, floor);
parameter FL BW = 4;
parameter ST BW = 4;
parameter FF DLY = 1;
parameter WAIT STP = 2'b00;
parameter UP GOING = 2'b10;
parameter DWN GOING = 2'b01;
parameter MV \overline{IN} = 2'b10;
parameter MV OUT = 2'b01;
parameter MV STP = 2'b00;
parameter MV_PAS = 2'b11;
input clk, rst n;
input [ST BW-1:0] elv st;
output [FL BW-1:0] floor;
wire clk, rst_n;
wire [ST BW-1:0] elv st;
reg [FL BW-1:0] floor;
```

```
// internal variables
wire [1:0] mv_dir, mv_st;
reg [FL BW-1:0] next floor; // non-FF
assign { mv dir, mv st } = elv st;
always @ (posedge clk or negedge rst n) begin
 if ( ~rst_n ) begin
  floor <=#FF DLY {(FL BW){1'b0}}; // initial floor = #0
 end
 else begin // update floor only at MV OUT stage
  if ( ( mv_dir !=2'b00 ) & ( mv_st == MV_OUT ) ) begin
     floor <=#FF DLY next floor;
  end
 end
end
always @ (mv dir or floor) begin
 case ( mv_dir ) // sysnopsys parallel_case
  WAIT STP: begin next floor = floor;
                                                      end
  UP GOING : begin next floor = floor + 1'b1;
                                                     end
  DWN GOING: begin next floor = floor - 1'b1;
                                                     end
                         next floor = {FL BW{1'bx}}; end
  default : begin
 endcase
end
endmodule
                          file name: my_elevator
```


Ex 6-5. Asynchronous data transfer: Design data transfer logic which can transfer data from slow clock system to fast clock system, where two clock are running independently, that is, asynchronous.



- (1) clk\_fst is running at least 6 times faster than clk\_slw,
- (2) do not use cyclic buffer, use only 8-bit DFFs,
- (3) data\_in is directly connected to the output FF of system A.
- (4) hold out\_valid to 1 only for one clk\_fst cycle while data\_out is valid.

#### Detailed specification:

- The time chart for data\_in must be as shown below.
   T + FF's setup/hold time is much shorter than 1 cycle of clk\_fst.
- 2) clk\_slw's rise time is shorter than clk\_fst's half cycle.
- 3) Duty of clk\_slw is 50%. (While clk\_slw is 1, clk\_fst rises at least 4 times.
- 4) out\_valid is on for only one cycle of clk\_fst.



# Work flow for solutions


- (1) Investigate the function of the system.
- (2) Find what is essential to the function,
- (3) Write a design document,
- (4) Write a RTL code for the target module,
- (5) Run a test bench to see if your code is OK or not.

No sample test module is given for this exercise. You have to create your own test bench.


See the next pages for further understanding of the logic you have to implement. How to know the timing of data\_in is correctly received.

clk\_fst is 6 times faster than clk\_slw, therefore it is assured that at least 5 rise edge of clk\_fst during clk\_slw is 1.


To ensure using data\_in after clk\_slw rise and stable, use data\_in at the timing when sampled clk\_slw is continuously 1 for 2 clock cycles.




The first 1 may be caused by metastability, but using second 1 makes it sure that data\_in is stable.




To make valid signal 1 only one clk\_fst cycle, use the following logic.




The total logic shall look like below.






From the time chart on the previous page, using 2 continuous 1 of c1 is known to be redundant if the duration of data\_in is not stable is short enough compared to clk\_fst cycle. In such case we can use e1 as enable signal as shown below.



Such assumption gives us the following logic diagram.



A sample target code on the next pages uses 2 continuous 1 of e1.

No test bench is shown for this exercise.


#### A sample target code

```
module async_trans ( clk_slw, clk_fst, rst_n,
             data in,
             data out, out valid
// RTL programming exercise training sample answer
// (c) RVC, 2010
// note: this logic is applicable for clk fst is 6 time faster than clk slw.
input clk_slw, clk_fst;
input rst n;
input [7:0] data in;
output [7:0] data out;
output out valid;
wire clk slw, clk fst;
wire rst n;
wire [7:0] data in;
reg [7:0] data out;
wire out valid;
//internal valiables
// internal reg
       fst clk_smpl, scnd_clk_smpl; // FF
reg
       smpl_d_1, smpl_d_2; // FF
req
reg [7:0] data reg fst; // FF
       reg for valid, secnd reg for valid; // FF
reg
// wires
wire en reg set;
```

```
//*********** logic start *********
// create enable and out valid signal
assign en reg set = smpl d 1 & smpl d 2;
assign out valid = reg for valid & ( ~secnd reg for valid );
//******* FF ********
always @ ( posedge clk fst or negedge rst n ) begin
 if (rst n == 1'b0) begin
  fst clk smpl <= 1'b0;
   scnd clk smpl <= 1'b0;
   smpl d 1 \leq 1'b0;
   smpl d 2 <= 1'b0:
 end
 else begin
  fst clk smpl <= clk slw;
   scnd clk smpl <= fst clk smpl;
   smpl d 1 <= scnd clk smpl;
   smpl d 2 <= smpl d 1;
 end
end
```

```
always @ ( posedge clk_fst or negedge rst n ) begin
 if (rst n == 1'b0) begin
  data reg fst[7:0] <= 8'b0000 0000;
  data out[7:0] <= 8'b0000 0000;
 end
 else begin
  data reg fst[7:0] \le data in[7:0];
  if (en req set == 1'b1) data out[7:0] \le data_reg_fst[7:0]
 end
end
always @ ( posedge clk_fst or negedge rst_n ) begin
 if ( rst_n == 1'b0 ) begin
  reg for valid <= 1'b0;
  secnd reg for valid <= 1'b0;
 end
 else begin
  reg for valid <= en reg set;
  secnd reg for valid <= reg for valid;
 end
end
endmodule
```

Ex 6-6. Cyclic FIFO buffer: Design a module which passes data from fast running system A to slow running system B.



\*1 : synchronous to clk\_fst


\*2 : synchronous to clk\_slw


\*3 : asynchronous reset

System A is running 4 times faster than System B and their clocks are synchronized to one another. That is, whenever clk\_slw rises clk\_fst rises at the same time.


When buffer size is large, such as several k-byte or larger, we must use SRAM instead of FF. When using SRAM, major design issues are in how to write and read it from slow clock side and fast clock side.

In this RTL programming exercise, let's use FFs for buffer.






When the buffer is not full, wrt\_data must go into the buffer at the rise edge of the clock if wrt\_req is asserted.



When the buffer is not empty, buffer data must appear on rd\_data in the next clock cycle after rd\_req is asserted.



## Work flow for solutions

- (1) Investigate the function of the system.
- (2) Find what is essential to the function,
- (3) Write a design document including a state transition table,
- (4) Write a RTL code for the target module,
- (5) Run the automatic bench on the latter pages with your cycl\_buf module to see if it is correct or not.

Use slow clock to update read pointer and output buffer.

Use fast clock to update write pointer and data buffer.

Because fast and slow clocks are synchronized, signals are stable at any rise edge of clocks except rd\_req.

rd req is stable only at rise edge of slow clock.


See the next pages for further understanding of the logic you have to implement.

You must use parameter BUF\_LENG to make buffer size adjustable for 2\*\*n (where n shall be 2, 3, 4, 5, ,,,, etc.).


When looking for a solution, you must be careful that rd\_req and next read pointer evaluated from current read pointer and rd\_req may not be correct.

These rd\_req do not update read pointer, because slow clock does not rise at these timing.

rd\_req updates the read pointer correctly only at this timing.



During this time period, rd\_req is invalid.



Therefore, for this time period, neither rd\_req nor next read pointer calculated based on rd\_req can be used in evaluating buffer state.



We can not use rd\_req to evaluate buffer usage when fast clock rises but slow clock does not rise.


We have to use values updated by clock to evaluate buffer usage.


Introducing bit size extended pointer can be a solution for this problem.


If we use as many bits as necessary for the pointer to avoid its overflow,

- (1) rdd\_ptr will never become larger than wrt\_ptr, and
- (2) wrt\_ptr will never become larger than rd\_ptr + buffer size.

Now append one bit to pointers as shown on the right and name the bit extended pointers ex\_rd\_ptr and ex\_wrt\_ptr.







ex_rd_p	ex_wrt_p	rd_ptr   wrt_ptr	buf_empty	buf_ful
0	0	rd_ptr < wrt_ptr	0	0
		rd_ptr = wrt_ptr	1	0
		rd_ptr > wrt_ptr		
	1	rd_ptr < wrt_ptr		
		rd_ptr = wrt_ptr	0	1
		rd_ptr > wrt_ptr	0	0
1 .	1	rd_ptr < wrt_ptr	0	0
		rd_ptr = wrt_ptr	1	0
		rd_ptr > wrt_ptr		
	0	rd_ptr < wrt_ptr		
		rd_ptr = wrt_ptr	0	1
		rd_ptr > wrt_ptr	0	0




buf\_empty = 1 if rd\_ptr=wrt\_ptr and ex\_rd\_p=ex\_wrt\_p buf\_ful = 1 if rd\_ptr=wrt\_ptr and ex\_rd\_p=ex\_wrt\_p We may get our solution by;

- (1) Updating ex\_rd\_ptr at rise edge of slow clock,
- (2) updating ex\_wrt\_ptr at rise edge of fast clock, and
- (3) using them to evaluate buffer usage as shown on the previous page.

Now write some document yourself, and write a module cycl\_buf based on your document.
And run it with the automatic test bench shown on the next pages.

# A sample test bench, automatic tester



```
// automatic tester for cvcl buf
module test cycl buf;
reg rst n;
reg clk_fst, clk slw:
parameter BUF BW = 8;
parameter BUF LENG = 8;
defparam cycl buf 01.BUF LENG = BUF LENG;
defparam cycl buf 01.PTR BW = 3;
reg [BUF BW-1:0] data source[0:255];
integer and cnt, rcv cnt;
reg [BUF BW-1:0] snd log[0:1023]; // max data count is 1024
reg [BUF BW-1:0] rcv log[0:1023];
reg [BUF BW-1:0] wrt data;
reg rd req, wrt req;
wire buf ful, buf empty;
integer n, i;
event snd_tming, rcv tming;
parameter SIM MX=1000; // test cycles in slow clock
parameter FST HF CYCL =5:
parameter FST CYCL = FST HF CYCL*2;
parameter SLW HF CYCL =FST HF CYCL*4;
parameter SLW CYCL = SLW HF CYCL*2;
// module connection
cycl_buf cycl_buf_01(.rst_n(rst_n), .clk_fst(clk_fst), .clk_slw(clk_slw),
            .wrt_req(wrt_req), .wrt_data(wrt_data),
            .rd_req(rd_req), .rd_data(rd_data),
            .buf_ful(buf_ful), .buf_empty(buf_empty)
```

To make test time short, buffer length is changed to 8.


If your code does not parameterize pointer bit width, remove this line.

module connection



```
// clock generator
always begin // fast clock
clk fst=0; #FST HF CYCL;
clk fst=1; #FST HF CYCL;
end
initial begin // slow clock
clk slw=0; #FST HF CYCL;
forever begin // synchronized to rise edge of fast clock
 clk slw=1; #SLW HF CYCL;
 clk slw=0; #SLW HF CYCL;
end
end
// send and receive timing
always @ ( negedge clk_fst ) begin
 #(FST HF CYCL-1) -> snd tming;
end
always @ ( negedge clk slw ) begin
 #(SLW HF CYCL-1) -> rcv tming;
end
initial begin
rst n = 0;
\#(SLW\ CYCL^*2)\ rst\ n=1;
#(SLW CYCL*SIM MX+20);
$display("Could not complete send or receive, error");
#1 $finish;
end
```

clock generator



buf\_ful/sender and buf\_empty/receiver evaluate timing.

reset and simulation stopper

```
initial begin // sender
wait (rst n == 1'b1);
#(FST CYCL*1);
#1;
                                  data send sequence
sender(15);
#(FST CYCL*70);
sender(4);
#(FST_CYCL*60);
sender(8);
#(FST_CYCL*100);
end
//
initial begin // receiver
wait (rst n == 1'b1);
#(SLW CYCL*3);
                                 data receive sequence
#1:
receiver(7);
#(SLW CYCL*3);
receiver(7):
#(SLW CYCL*5);
receiver(13);
#(SLW CYCL*3);
buf ful, buf empty,
    cycl buf 01.rd ptr, cycl buf 01.wrt ptr,
    cycl_buf_01.buf_reg[0], cycl_buf_01.buf_reg[1], cycl_buf_01.buf_reg[2], cycl_buf_01.buf_reg[3],
    cycl buf 01.buf reg[4], cycl buf 01.buf reg[5], cycl buf 01.buf reg[6], cycl buf 01.buf reg[7]
#1:
                                 check result
checker;
end
```

```
initial begin
 snd cnt = 0;
 rcv cnt=0;
 wrt req=0;
 rd req=0;
end
task sender;
input [8:0] cnt; // send data count
integer k;
begin
 k=0;
 //wrt_req=0;
 while ( k < cnt ) begin
  @(snd tming) begin
   if (buf ful == 1'b0) begin
     k=k+1;
    wrt req = 1'b1;
    wrt data = data source[snd cnt];
     snd log[snd cnt] = wrt data;
     snd cnt=snd cnt+1;
    #1 $strobe("t=%d, wrt_reg=%b, snd_cnt=%d, data=%d",
        $stime, wrt_req, snd_cnt, wrt_data );
   end
  end
 end
 #2 wrt req =0; // rest wrt req after clock rise
end
endtask
```

set initial values for counter and request

sender task:
send requested number
of data into buffer,
loop until all the data
sent into buffer.



```
task receiver:
input [8:0] cnt; // receive data count
integer j;
begin
 j=0;
 rd req=0;
 while ( j < cnt ) begin
  @(rcv tming) begin
   if (buf_empty == 1'b0) begin
    j=j+1;
     rd req =1;
     @( posedge clk slw ) begin
      #1 rcv log[rcv cnt] = rd data;
      rcv_cnt=rcv_cnt+1;
      $strobe("t=%d, rd_req=%b, rcv_cnt=%d, data=%d",
        $stime, rd_req, rcv_cnt, rd_data );
     end
   end
 end
 end
 #2 rd reg =0; // rest rd reg after clock rise
end
endtask
```

receiver task:
receive requested number
of data from buffer,
loop until all the data
come out of buffer.



```
//
task checker; // compare send and receive data
integer m;
begin
 if (snd cnt!== rcv cnt) begin
  $display("send and receive data count miss-match, snd=%d, rcv=%d",
        snd_cnt, rcv cnt );
  #1 $finish;
 end
 else begin
  for (m=0; m \le snd cnt; m=m+1) begin
   if (rcv log[m]!== snd log[m]) begin
     $display("data miss-match at %d -th data, snd=%d, rcv=%d",
        m+1, snd log[m], rcv log[m]);
     #1 $finish;
   end
  end
  #1:
  $display("%0d data sent \(\frac{1}{2}\)n simulation complete with no error",
        snd_cnt);
  #1 $finish; end
end
endtask
```

checker task: compare sent and received data count, and sent and received data

```
Create data to send and receive.
// sending data creation
integer kk;
                                                  You may replace
initial begin
                                                  data_source[kk] = kk;
for(kk = 0; kk <= 255; kk = kk+1) begin
 data source[kk] = kk;
                                                  by
end
                                                  data source[kk] = $random;.
end
always @ ( posedge clk fst ) begin
$strobe("t=%d, r=%b, fst=%b, slw=%b, f=%b, e=%b, w_p=%d, r_p=%d, w_req=%b, r_req=%b",
    $stime, rst n, clk fst, clk slw, buf ful, buf empty,
    cycl buf 01.wrt ptr, cycl buf 01.rd ptr,
                                                               print state, request,
    wrt_req, rd req );
                                                               and pointers
end
//
endmodule
`include "cycl_buf.v"
```

This tester does not check the timing automatically, you have to check with your eyes about the timing.

if you are interested, improve the module so that it can check the timing automatically.

file name: test\_cycl\_buf.v

#### A sample target code

```
module cycl buf ( rst n, clk_fst, clk_slw, wrt_req, wrt_data, rd_req,
                 rd data, buf ful, buf empty);
parameter BUF BW = 8;
parameter BUF_LENG = 128;
parameter PTR BW = 7;
input rst n, clk fst, clk slw;
input wrt reg;
input [BUF BW-1:0] wrt data;
input rd req;
output [BUF BW-1:0] rd data;
output buf ful, buf empty;
wire rst n, clk fst, clk slw;
wire wrt reg;
wire [BUF BW-1:0] wrt data;
wire rd req;
reg [BUF BW-1:0] rd data; // FF
wire buf ful:
wire buf empty;
                                                                            ex rd ptr
wire [PTR BW-1:0] wrt ptr;
                                                                            ex wrt ptr
wire [PTR BW-1:0] rd ptr;
wire ex_wrt_p, ex_rd_p;
reg [PTR BW:0] ex wrt ptr, ex rd ptr;
reg [BUF BW - 1:0] buf reg [0:BUF LENG-1]; // buffer array//
                                                                  ex_rd_p
                                                                                rd ptr
assign { ex wrt p, wrt ptr } = ex wrt ptr;
                                                                  ex wrt p
                                                                                wrt ptr
assign { ex rd p, rd ptr } = ex rd ptr;
```

```
//buffer write operation
always @ (posedge clk_fst or negedge rst_n) begin
     if ( rst n == 1'b0 ) ex wrt ptr <= 0;
     else begin
       if ( (wrt_req == 1'b1 ) & ( buf_ful == 1'b0 ) ) begin
         buf reg[wrt ptr] <= wrt data;
         ex_wrt_ptr \leq ex_wrt_ptr + 1'b1;
       end
     end
end
//buffer read operation
always @ (posedge clk slw or negedge rst n) begin
    if ( rst n == 1'b0 ) ex rd ptr <= 0;
    else begin
       if ( (rd req == 1'b1) & (buf empty == 1'b0) ) begin
      // rd data = buf reg[rd ptr];
         ex rd ptr \leq ex rd ptr + 1'b1;
         rd data <= buf req rd ptr 1:
       end
     end
end
assign buf ful = (wrt ptr == rd ptr) & \sim(ex wrt p == ex rd p);
assign buf empty = (wrt ptr == rd ptr) & (ex wrt p == ex rd p);
endmodule
```

file name: cycl\_buf.v

### Concluding remarks

Engineering has always several solutions. A good engineer can find multiple solutions and choose the best one for the purpose of the design.

Do not be satisfied when you got one solution for an exercise. Always try to find better solutions.