

# Lab 6: Formal verification

## Objective

Learn how to use Formality to detect unexpected differences that may have been introduced into a design during development.

## Reports

Please include the formality results and any problems and findings in the report, especially:

1. Screenshot of design after each step
2. Generated scripts & reports

## Introduction

The purpose of Formality is to detect unexpected differences that may have been introduced into a design during development.

In Formality the following concepts are used:

<b>Reference design:</b>	This design is the golden design, the standard against which Formality tests for equivalence.
<b>Implementation design:</b>	This design is the changed design. It is the design whose accuracy you want to prove. For example, a newly synthesized design is an implementation of the source RTL design.

To start Formality, enter the following command at the terminal:

```
% fm_shell
fm_shell (setup)>
```

The fm\_shell command starts the Formality shell environment. From here, start the graphical user interface (GUI) as follows:

```
fm_shell (setup)> start_gui
```

When Formality is invoked, begin in the **setup** mode. The **setup** indicates the mode that currently in when using commands. The modes are **setup**, **match**, and **verify**.

This laboratory work includes the following sections:

0. Guidance (Load Automated Setup File)
1. Reference (Specify the Reference Design)
2. Implementation (Specify the Implementation Design)
3. Set up (Set Up the Design)

4. Match (Match Compare Points)
5. Verify (Verify the Designs)
6. Debug.

## Laboratory Tasks

### Preparation

Copy the lab files and change the directory to lab06

```
$ cp -a /home/tools/synopsys/m3/lab06 $HOME/icdesign/m3
$ cd $HOME/icdesign/m3/lab06
$ source /home/tools/synopsys/env.sh
```

Rerun the synthesis and pnr steps

1. Run the synthesis with the following command

The following command will run the synthesis that we did from the previous lab.

```
$ cd $HOME/icdesign/m3/lab06/syn
$ dc_shell -f scripts/compile.tcl 2>&1 | tee run.log
```

2. Run the floorplan, placement and route with the following command

The following command will run the synthesis that we did from the previous lab.

```
$ cd $HOME/icdesign/m3/lab06/pnr
$ icc2_shell -f scripts/flow.tcl 2>&1 | tee run.log
```

3. Open the cell after Place & Route and write out the necessary file

```
$ icc2_shell -gui
```

Click on “open existing blocks”. Select the library and open the block “11\_i2c\_master\_top\_route\_finish”

Run the following command to write out necessary files for primetime:

```
icc2_shell> write_verilog ../results/i2c_master_top.pnr-nopg.v -exclude pg_objects
```

### Guidance (Load Automated Setup File)

Before specifying the reference and implementation designs, an automated setup file (.svf) can be optionally loaded into Formality. The automated setup file helps Formality process design changes caused by other tools used in the design flow. Formality uses this file to assist the compare point matching and verification process. For each automated setup file that is loaded, Formality processes the content and stores the information for use during the name-based compare point matching period.

If Formality is given the result of DC, then work in the **results** directory, and if Formality is given the result of ICC, then work in the **results** directory with the suffix pnr. This lab shows an example where Formality works with the result of ICC. To run Formality, which works with the result of DC is similar to this lab steps.

Start Formality graphical user interface (GUI) from fm directory. To start it, run:

```
% fm_shell -gui
```

This opens the Formality top-level GUI window (Fig. 1).




Fig.1. The Main Window of Formality GUI

## 1. Reference (Specify the Reference Design)

Specifying the reference design involves reading in design files, optionally reading in technology libraries, and setting the top-level design.

Click on **1. Ref. >> 1. Read Design File >> Verilog**. Then click on the **verilog** button under **files**. A dialog will appear as in Fig. 2.

The reference design is the design against which the transformed (implementation) design is compared. The reference design is the RTL source file named **i2c\_master\_top.v** file in the **lab06/results** folder. Click Open (Fig 2).




Fig. 2. Set up DC gate level Source

Click on the arrow to load the file as in Fig. 3.




Fig.3. Load the synthesized design

Source the DB file by clicking on **2. Read DB Libraries >> Select** `/home/dkits/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db` file click **Open** as in Fig. 4.




Fig. 4. Set up .db file.

Click on the arrow to load the db file as in Fig. 5.




Fig. 5. load .db file.

Set Top Design of reference. Select Library WORK, choose a design i2c\_master\_top and click Set Top button (Fig. 6).




Fig.6. Set Top

## 2. Implementation (Specify the Implementation Design)

The procedure for specifying the implementation design is identical to that for specifying the reference design. The implementation design is the gate level netlist after IC Compiler II named this source file i2c\_master\_top.pnr-nopg.v file.

Click on 2. Impl. >> 1. Read Design Files >> Verilog. After that, select the verilog button in the files section. Click Open as in Fig. 7.




Fig.5. Set up ICC gate level Verilog

Source the DB file by clicking on 2. Read DB Libraries >> Select **/home/dkits/SAED14nm/stdcell\_rvt/db\_nldm/saed14rvt\_tt0p8v25c.db** file click **Open** as in Fig. 6.





Fig.6. Set gate .db file

Set Top Design of implementation. Select Library WORK, choose a design i2c\_master\_top and click Set Top button.



### 3. Set up (Set Up the Design)

To Set up the design, click 3.set up (Fig.7 and Fig.8).




Fig.7. Set Up the Design window




Fig.8. After Set Up the Design

#### 4. Match (Match Compare Points)

Match compare points is the process by which Formality segments the reference and implementation designs into logical units, called logic cones.

To match compare points between i2c\_master\_top.v and i2c\_master\_top.pnr-nopg.v (after ICC), do the following:

In Main Window click 4. Match >> Match Points for match compare points. After that, click on **Run Matching** button




Fig.9. Match compare points

As seen from the message shown in Fig.9, there are 0 unmatched compare points.



5. Verify (Verify the Designs)

When verify command is used, Formality attempts to prove design equivalence between an implementation design and a reference design. This section describes how to verify a design or a single compare point as well as how to perform traditional hierarchical verification.

On the main toolbar, click the **5. Verify** tab, then click **Verify**.




Fig.10. Verify the design

Verifying process completed successfully.

6. Debug

During debugging, the exact points in the designs that exhibit the difference in functionality and then fix them must be found (Fig. 11).




Fig.11. Debugging the design

Formality is able to simultaneously display reference and implementation Verilog views and mark differences and/or similarities (Fig. 12).




Fig.12(a). Implementation Verilog




Fig. 12(b). Reference Verilog

Besides, Formality can display schematic view and highlight reference object on it (Fig. 13).




Fig.13. View Reference Object in schematic

To exit Formality, write exit in the command line.

```
Formality (verify)> exit
```

## 7. Run formal check to compare the synthesis netlist and the RTL netlist

Run the following commands in fm\_shell:

```
set_svf -append { ../syn/i2c_master_top.svf }
read_verilog -container r -libname WORK -01 \
{
  ../src/rtl/verilog/i2c_master_defines.v \
  ../src/rtl/verilog/i2c_master_bit_ctrl.v \
  ../src/rtl/verilog/i2c_master_byte_ctrl.v \
  ../src/rtl/verilog/i2c_master_top.v}
set_top r:/WORK/i2c_master_top
read_db -container i { /home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db }
read_verilog -container i -libname WORK -01 { ../results/i2c_master_top.v }
set_top i:/WORK/i2c_master_top
match
verify
file mkdir results
```

```
save_session -replace results/fm_post_syn  
exit
```