

IS1200 **Advanced** project

Digital chessboard based on a grid of hall-effect sensors

Nikoloz Miruashvili (?), Kristians Vinters (031105-3938)

January 29, 2023

1 Objective and requirements

The purpose of this project is to develop an interactive platform on which the classic game of chess can be played. The platform, which further on will be referred to as the digital chessboard, is a chessboard-inspired device on which purpose-designed chess pieces are placed and moved.

The requirements for the project are categorized into **Must have**, **Should have**, and **Nice to have**.

Must have

- The digital chessboard must support a player-vs-player mode
- The player must be able to perform any move that one could make in a standard chess game, including but not limited to moving a piece according to a predetermined pattern, capturing an opponent's piece, castling, en passant, pawn promotion, check and mate
- The digital chessboard must be able to track where each piece is moved, when starting from a known position
- The digital chessboard must provide visual feedback on possible moves when a player picks up a piece
- The player must be able to select a pawn promotion target (queen, rook, bishop, or knight) when such a move is available
- The digital chessboard must provide feedback on which player's turn it is
- The digital chessboard must be able to recognize and acknowledge a checkmate

Should have

- The digital chessboard should support a player-vs-computer mode
- The digital chessboard should be able to handle and warn about illegal moves
- A new match can be started without power-cycling the system
- The digital chessboard should be able to recognize and acknowledge a draw

Nice to have

- The digital chessboard can stream the current game state to a remote client
- In the player-vs-player mode, the players can choose between various time controls: bullet, blitz, rapid, and classical

2 Solution

The project solution is split into 3 parts, each regarding an independent section of the project: **Chassis and chess pieces**, **Chessboard interface**, **Player-vs-computer interface**. We will use a wide variety of software during the course of the project. For 3D modelling work we will use Autodesk Fusion 360¹. For general documentation and technical drawings we will use Autodesk AutoCAD. For slicing and preparing a model for 3D printing we will use UltiMaker Cura. For schematics and PCB design we will use Altium Designer. Preliminary work is attached in the appendix.

Chassis and chess pieces

The chassis and chess pieces will be entirely 3D printed with PLA filament.

The chassis will be split into multiple parts and has three sections: control electronics, promotion selection, and game area. The control electronics compartment will house the electronics responsible for game logic and power delivery. The promotion selection compartment will house the user inputs and the required passive components for selecting a pawn promotion target. The top face of the game area compartment will be where players move their pieces. The top face of the game area will use a novel 8x8 chessboard design, where each square will have a slot for a chess piece. Such a design is necessary to ensure accurate piece placement to prevent hall-effect sensor false positives. The game area compartment will contain the hall-effect sensor array for tracking pieces and the LED lighting array for providing player feedback by illuminating each board square individually.

The chess pieces will be specifically designed to fit into the slots on the chessboard. Each chess piece will have a 2x1mm neodymium magnet in the bottom, which will trigger the hall-effect latch under each board square.

Chessboard interface

The chessboard interface will utilize the Chipkit uC32 microcontroller to perform all logic. It will be programmed in C using the MCB32 toolchain.

For detecting the position of the pieces on the chessboard and to provide visual feedback, we will use 4 custom-designed PCBs, each of which cover a 2x8 section of the game board. The modules have the ability to daisy-chain to reduce the number of wires required and reduce assembly time. Each module consists of a hall-effect latch under each square (16 per module), 3 WS2812B NeoPixel LEDs under each square (48 per module), and the necessary passive components. Each module includes 2 74HC251D 8 to 1 multiplexers for interfacing the hall-effect sensors. For daisy-chaining the modules, we will use male-female pairs of 2x8 and 2x4 100mil pitch angled pin headers. The 2x8 pin header will provide all control signals and 2 VCC and GND pins. The 2x4 pin header will be located on the opposite end of the PCB and it is designed to provide most of the power through 4 VCC and 4 GND pins and to improve the mechanical stability of the

¹Add whatever other software you will use

daisy-chained modules. For selecting the order of the modules in the daisy-chained sequence, we will use a block of pin jumpers.

On the end of the daisy-chained modules, connected through the remaining 2x8 pin header, we will have a PCB that will consist of one more 8 to 1 multiplexer for row selection.

The pawn promotion selector will consist of 4 push buttons and 5 WS2812B LEDs. One LED will indicate whether a pawn promotion is available, the rest correspond to the selection of each promotion target. Each button corresponds to a promotion target. If a pawn promotion is available, and a promotion target button is pushed, the LED next to the button lights up. The microcontroller will determine which button is pushed with the ADC, as each button will be connected to a different voltage level through a network of voltage dividers.

For providing additional player feedback, the microcontroller will connect to an SPI 0.96" LCD display and a passive piezoelectric buzzer.

The input voltage to the system will be 5V in order to power the LEDs. The microcontroller will use the built-in 3.3V voltage regulator to ensure its operating voltage range. The pawn promotion selector will use 3.3V because the PIC32 analog capable I/O pins are not 5V tolerant. While the PIC32 digital I/O pins are 5V tolerant, the 74HC251D multiplexer may not work reliably with a 3.3V HIGH voltage when VCC is 5V, so a bi-directional logic level shifter based on the BSS138PS MOSFET will be used.

Player-vs-computer interface

For providing a player-vs-computer mode, we need to use a Linux-based computer that will run the Stockfish chess engine. To this end, we will use an Orange Pi Zero LTS single-board computer running Armbian. For the Orange Pi-uC32 communication, we intend to use SPI. The Orange Pi will use a custom Linux kernel module to act as an SPI slave, while the uC32 will be the SPI master. In case we have time to implement game state streaming, we will use the Orange Pi as an HTTP server to provide REST API endpoints and game state streaming with the WebSocket protocol.

3 Verification

For verifying logic that is independent of hardware, we will use systematic unit tests. To verify the functionality of the hardware, we will use test software that will test each component individually. The success of a hardware test will be determined either by visual inspection, e.g. whether an LED lit up correctly, or in-code assertions, e.g. whether the promotion selector input has the correct value when idle.

4 Contributions

The intended division of work is as follows:

- Kristians will focus on chassis design, overall system design, board modules, and the player-vs-computer interface.
- Nikoloz will focus on chess piece design, chess rule engine, promotion selector, and player feedback.
- Both will do PCB assembly work.


The final division of work will be outlined in the final report.

5 Reflections


Reflections will be discussed in the final report.

Appendices


A Expected system architecture




B Draft model of the chessboard face



C Cross-section view of a square's piece slot



D Board module PCB



E Board module daisy-chain connector pinout

GND	GND	MUX_C	MUX_B	MUX_A	LED_DIN_	VCC	VCC
1	3	5	7	9	11	13	15
2	4	6	8	10	12	14	16
ROW_0	ROW_2	ROW_4	ROW_6	ROW_1	ROW_3	ROW_5	ROW_7

VCC	VCC	VCC	VCC
1	3	5	7
2	4	6	8
GND	GND	GND	GND