Spring 2022, Homework 4 (20 points in total)

Q1. (5 pts)

Consider the following IT (IF-THEN) block-based ARM assembly program.

```
CMP R0, R1
ITTEE GE
SUBSGE R3, R0, R2
MOVGE R0, #25
SUBSLT R4, R2, R0
MOVLT R0, #15
```

- 1. (3pts) Write the equivalent C or C++ program. The C or C++ program variable names must be the same as the register labels. You code must be executable, i.e., I expect to run "./a.out" after compiling your code through command "g++ testq1.cpp". You should simply include your code in the pdf file that you show your answers to Q1 and Q2.
- 2. (1pt) For the initial values of R0 = 20, R1 = 10, and R2 = 5, what will be the final value of R0 after the execution of the above program?
- 3. (1pt) Repeat part 2 for R0 = 10, R1 = 20, and R2 = 5.


```
if ROZPI R3=RO-PZ


if ROZPI R0=25

if RO<PI R4=RZ-PO

if RO<PI RO=15
```

```
#include <iostream>
using namespace std;
int main() {
   int R0 = 10;
   int R1 = 20;
   int R2 = 5;
   int R3;
   int R4;
  if (R0 >= R1) {
    R3 = R0 - R2;
    R0 = 25;
  } else {
    R4 = R2 - R0;
    R0 = 15;
  cout << "R0 = " << R0 <<endl ;</pre>
  return 0;
```





Q2. (7 pts)

Assume that **src1 DCD 0xFF00FF00** and **src2 DCD 0x00AA00AA** are located consecutively in the READONLY area of memory (see the code below). Also, assume that **src1 starts at address 0x00000008** and **SP = 0x20000400**.

1. For each of the following instructions, calculate the values of registers involved. Write the values in the comment spaces of the following code as instructed. For example, "R0 ="means you need to fille out like R0 = 0x000000008; "SP = ? means you need to show the transition of SP contents like SP = 0x20000400 ? 0x20003FC.

```
THUMB
StackSize
                       0x00000400
               EQU
                       STACK, NOINIT, READWRITE, ALIGN=3
               AREA
MyStackMem
               SPACE
                       StackSize
               AREA
                       RESET, READONLY
               EXPORT
                         Vectors
Vectors
               DCD
                       MyStackMem + StackSize
                       Réset_Handler
               DCD
               AREA
                       MYDATA, DATA, READWRITE
               AREA
                       MYDCODE, CODE, READONLY
src1
                       0xFF00FF00
               DCD
src2
               DCD
                       0x00AA00AA
               ALIGN
               ENTRY
               EXPORT Reset_Handler
Reset Handler
                ; WHAT ARE THE CONTENTS OF EACH REGISTER BELOW? Please fill in as comments
                                       R0 = 0x00000008
HW4_2
                       R0, =src1
               LDR
                       R0, R0, #1
                                         R0 = 0x00000009
               ADD
               LDRB
                       R1, [R0]
                                         R1 = 0x000000FF
draw_mem1
               PUSH
                       {R1}
                                         SP = 0x200003FC
                                                                    -> 0x0000001A
                       R0, #4
               ADD
                                         R0 = 0x0000000D
                       R2,
                           [R0]
                                         R2 = 0x00000000
               LDRSB
                       {R2}
                                         SP = 0x200003F8
draw_mem2
               PUSH
                                                                    -> 0x00000024
                       R3, SP
                                         R3 = 0x200003F8
               MOV
                       R3, #3
R4, [R3]
                                         R3 = 0x200003FB
               ADD
               LDR
                                         R4 = 0x0000FF00
                       R4, #0x004C004C;
               SUB
                                         R4 = 0xFFB4FEB4
                       R4, [R3]
draw_mem3
               STRB
                                         R3 = 0x0000FF00
                                                           ->, 0x00000034
                                         SP = 0x200003F8
                                                                           R2 = 0xB4000000
               POP
               POP
                                         SP = 0x200003FC
                                                                            R1 = 0x000000FF
                                                            ->, 0x00000034
```

2. Stack memory: fill out blanks upon the completion of each event: draw_mem1, draw_mem2, and draw mem3. Each cell should store only one byte.

Address	draw_mem1	draw_mem2	draw_mem3
	PUSH {R1}	PUSH {R2}	STR R4, [R3]
0x200003F8			R4=0xFF00
0x200003F9		LR2=address(MOV, R3, SP)	LR2=address(MOV, R3, SP)
0x200003FA		R2=)x00	R2=)x00
0x200003FB		R0=0x0D	R3=0xFB
0x200003FC	LR=address(ADD R0, #4)	LR=address(Add R0, #4)	LR=address(Add R0, #4)
0x200003FD	R1=0xFF	R1=0xFF	R1=0xFF
0x200003FE	R0=0x09	R0=0x08	R0=0x08
0x200003FF	R1=src1	R1=src1	R1=src1
0x20000400			


Q3. (8 pts) Parity-Bit Adding Program

Write a program in ARM assembly code that adds an odd parity to each ASCII character. While you may use parity.s runnable on VisUAL (which you can find in Canvas/files/folder/code/VisUAL), your HW4-Q3 program must run on Keil uVersion. Your code must also satisfy the following specifications:

- 1. To run Keil uVersion,
 - a. Create the HW4 folder on your Windows desktop, start uVersion, choose "new uVersion projection".
 - b. Select this HW4 folder.
 - c. Use HW4 for HW4.uvproj/.uvprojx file names.
 - d. Choose Texas Instruments/Tiva C Series/TM4C123x Series/TM4C1233H6PM (the same platform as in lab1b).
 - e. Create main.s under Project HW4/Target 1/Source Group1/.
- Simply comment out line 236 of startup_TM4C123.s: 236; BLX R0 so that startup_TM4C123.s skips calling SystemInit and directly invokes __main at line 238. (This is only a modification you need to do in startup_TM4C123.s.)
- 3. In your main.s, get started with the following code snippet:


```
AREA
                 MyData, DATA, READWRITE
dst
       SPACE
               200
       AREA
                MyCODE, DATA, READONLY
               "Computing and Software Systems, University of Washington Bothell", 0
src
       DCB
               I.textl, CODE, READONLY
       AREA
               __main
       EXPORT
                                      [WEAK]
       ENTRY
 main
                       R0, =src
                                      ; src address
       LDR
       LDR
                       R1, =dst
                                      ; dst address
                           = the current ASCCI Char
                       R2
                       R3
                           = counter from 7 to 0
                           = #ones
```


- 4. Use R0, R1, R2, R3, and R4 as specified in the above code snipped:
 - a. To read a new ASCII character from src, you should use: LDRB R2, [R0], #1
 - b. To write an ASCII character with an odd parity to dst, use: STRB R2, [R1], #1
- 5. If you use parity.s from Canvas, make sure:
 - a. R0 should be R2 in HW4.
 - b. R1 should be R4 in HW4.
 - c. R2 should be R3 in HW4.
- 6. To check if R4 is odd, use: LSRS R4, #1 If a carry is set, R4 was odd, in which case don't add a parity bit at bit 7 of R2. Otherwise it must have been even, and thus you need to set bit 7 of R2.
- 7. Unlike VisUAL, a real ARM processor does not stop with END. The very last statement in main.s should be an infinite loop like: end_of_main B end_of_main
- 8. Run your program, capture snapshots of **src** and **dst** memory contents, and verify if your **dst** memory contents got correct odd parities. The following is the key answer's results. Don't copy them. You need to generate those with your own program.



For this question, you need to submit the followings:

- The source file: main.s. (If no source file, then you got zero point for this question)
- 2. The screenshots of memory view (**src** and **dst** contents) to support your correct results. Please include these screenshots in the same pdf file that you show your answers to Q1 and Q2.
- 3. After the screenshots, copy the code in main.s into the same pdf file that you show your answers to Q1 and Q2.





```
AREA
               MyData, DATA,
                               READWRITE
       SPACE
       AREA
               MyCODE, DATA, READONLY
src
       DCB
               "Computing and Software Systems, University of Washington Bothell", 0
       AREA
               |.text|, CODE, READONLY
       EXPORT __main
                          [WEAK]
       ENTRY
 main
                             ;src address
       T.DR
               RO, =src
       LDR
               R1, =dst
                               ;dst address
               R2 = the current ASCCI Char
       ;
               R3 = counter from 7 to 0
               R4 = #ones
       MOVS
              R3, #7
       MOVS
               R4, #0
       MOVS
               R7, #2
       ;MOVS R5, #0x10000000
100p
       LDRB R2, [R0], #1
       CMP R2, #0;BGT loop
       BEQ end_of_main
```

```
loop2
                    R2, R2, #1
R4, R4, #1
R3, R3, #1
           RORS
           ADCS
           SUBS
           BNE
                       loop2
                      R9, R4, R7
R8, R9, R7
R6, R4, R8
R6, #0
odd_number
           UDIV
           MUL
           SUB
           CMP
           BEQ
           BGT
                       even_number
;B loop
odd number
                     R2, R2, #25
R2, [R1], #1
R3, #7
R4, #0
R7, #2
loop
           ROR
           STRB
           MOVS
           MOVS
           MOVS
           В
even_number
                      R2, R2, #25
R2, R2, #128
R2, [R1], #1
R2, R2, #128
R3, #7
          ROR
           ADDS
           STRB
           SUBS
           MOVS
           MOVS
                      R4, #0
R7, #2
           MOVS
           В
                       loop
end_of_main
          B end_of_main
END
```