CMPE 140 - Lab 8 Report PIPELINED MIPS PROCESSOR AND I/O INTERFACE

Group 0408 and 0411

I. Introduction

The purpose of this lab is to convert the fifteen-instructions 32-bit MIPS processor from single cycle design into five-stage pipelined design. Furthermore, another task is to interface the processor with the factorial accelerator given from the previous lab and the GPIO using memory-mapped interface registers. All of the designs need to go through multiple processes such as functional verification, hardware validation and performance analysis.

II. Design Methodology

Five-stage Pipelined

A five-stage pipelined processor is built in this assignment instead of a single-cycle processor as in the previous lab. Five stages include instruction fetching, decoding, executing, data memory, and writing back. The purpose of pipelining is to expedite the throughput of the computer system. Pipelining has some limits such as instruction latency, more complex design. There are also some factors that cause pipelining to not perform fluently. First, data dependency is when one instruction depends on the results of the previous instructions, which stalls the pipeline and some no-operating instructions (nops) are added to the pipeline to do nothing. Second, conditional branch instructions also stall the pipeline until they are determined if the branches are taken or not. Besides that, jump instruction takes one cycle of doing nothing to get the address of the destination. To make the pipeline perform better without wasting nop instructions, a hazard unit is added to the pipeline to control the behavior of branch and data dependency.

The block diagram of the pipeline is shown as in *Figure 1*. It contains all five stages needed for a pipeline along with all the muxes for the instruction set including add, sub, and, or, slt, lw, sw, beq, j, addi, multu, mfhi, mflo, jr, jal, sll, srl. Also, a hazard unit is added to the pipeline to eliminate some unnecessary nops. Early branch determination is used so that the result of the branch instruction is available in the decoding stage, which saves two cycles. Branch stall is also implemented which will stall the instruction after branch while the result of branch is being calculated. Full forwarding path is included in the design. Four signals sel_AE, sel_BE, sel_AD, and sel_BD are used to forward data to the next instructions where data dependency occurs as in *Table 1*.

Table 1: Forwarding signals and their functionalities

Signals	Values	Function		
sel_AD	1	Forward data from Memory to Decode		
sel_BD	1 Forward data from Memory to Decode			
sel_AE[1:0]	01 Forward data from Write Back to Execu			
	10	Forward data from Memory to Execute		
sel_BE[1:0] 01		Forward data from Write Back to Execute		
	10	Forward data from Memory to Execute		

Table 2: Modules and their functionalities

Modules/ File names	Function
mips.v	Top level module contains datapath and control unit
datapath.v	Sub level module. Design code for pipeline
d_reg_en.v	Design code for PC logic. This contains stall IF and outputs pc_current signal
pc_plus_4.v	Design code for PC logic. This outputs pc_plus4F signal
pc_plus_br	Design code for PC logic. This outputs btaD signal
pc_src_mux.v	Design code for PC logic. This outputs pc_pre signal
pc_jmp_mux.v	Design code for PC logic. This output pc signal
rf.v	Design code for register file logic
rf_wa_mux.v	Design code for register file logic. This outputs wa signal
signext.v	Design code for sign extension
alu_pb_mux.v	Design code for ALU logic
alu.v	Design code for ALU logic
rf_wd_mux.v	Design code for memory logic
jr_mux.v	Design code for jr

Table 3: Modules and their functionalities (continues)

sll_mux.v	Design code for left-shift logic
srl.v	Design code for right-shift logic
shift_mux.v	Design code for selecting right/left shift
multu.v	Design code for unsigned multiplication
mfhi_lo_mux.v	Design code for mfhi/mflo
multu_mux.v	Design code to either select either multu signal or wd signal
jal_wd_mux.v	Design code for jal instruction
jal_shift_mux.v	Design code for final writing data result
jal_wa_mux.v	Design code for final writing address result
IF_ID.v	Design code for pipelining IF/ID stage
ID_EX.v	Design code for pipelining ID/EXE stage
EX_MEM.v	Design code for pipelining EX/MEM stage
MEM_WB.v	Design code for pipelining MEM/WB stage
forwardAE.v	Design code for forward AE
forwardBE.v	Design code for forward BE
hazard_unit.v	Design code for hazard unit
forwardAD.v	Design code for forward AD
forwardBD.v	Design code for forward BD
equal.v	Design code for early branch determination
controlunit.v	Design code for control unit
maindec.v	Design code and logic for signals in maindec
auxdec.v	Design code and logic for signals in auxdec

For all the signals coming in from the control unit to the datapath, they are asserted to the ID stage, then pipelined through all the stages as in *Figure 1*. All signals should be following the truth tables.

Table 4: Truth Table for Maindec

MainDec											
Instructio O	Ор)n ID			EXE				MEM		3
n	[5:0]			Alu_op				we_d			
	[0.0]	branch	jump	[1:0]	alu_src	reg_dst	jal	m	dm2reg	we_reg	jal
R-type	000000	0	0	10	0	1	0	0	0	1	0
addi	001000	0	0	00	1	0	0	0	0	1	0
lw	100011	0	0	00	1	0	0	0	1	1	0
sw	101011	0	0	00	1	0	0	1	0	0	0
beq	000100	1	0	01	0	0	0	0	0	0	0
j	000010	0	1	00	0	0	0	0	0	0	0
jal	000011	0	1	00	0	0	1	0	0	1	1

Table 5: Truth Table for Auxdec

Auxdec										
Instruction	function.	ID	Е	XE	WB					
	Tunct[5:0]	jr	sh_sel	we_mult	hi_lo	multu_sel	jal_shift			
jr	001000	1	0	0	0	0	0			
multu	011001	0	0	1	0	0	0			
mfhi	010000	0	0	0	0	1	0			
mflo	010010	0	0	0	1	1	0			
sll	000000	0	0	0	0	0	1			
srl	000010	0	1	0	0	0	1			




Figure 1: Pipeline Design (Overview)




Figure 2: Pipeline Design (zoom in of IF-ID stage)




Figure 3: Pipeline Design (zoom in of EX-MEM-WB)




Figure 4: Pipeline Design (zoom in of Hazard Unit)

System on Chip

The next task is to design the system on chip(SoC) which interfaces the MIPS processor design with the factorial accelerator and the general-purpose I/O(GPIO) designs. Moreover, an address decoder is needed to support the communication between interfaces based on the memory-mapped shown in *Table 6* below. A 4-to-1 mux is also necessary to select the appropriate data loaded into the MIPS processor's register file.

Module	Function				
imem	The instruction memory which holds the machine code instructions.				
dmem	The data memory to store and load data.				
mips	The MIPS processor core which could be single cycle or pipelined.				
address_decoder	The address decoder to support read or write communication between interfaces.				
fact_top	The top-level factorial accelerator wrapper.				
gpio_top	The top-level general purpose I/O.				

Table 6: SoC submodules and their functionality




Figure 5: SoC top-level design

Table 7: SoC Memory-Mapped interface

Base Address[11:2]	Address Range	R/W Description		WE1	WE2	WEM	RdSel
0000_xxxx_xx	0x00-0xFC	R/W	Data Memory	0	0	WE	0x
1000_0000_xx	0x00-0x0C	R/W	Factorial Accelerator	WE	0	0	10
1001_0000_xx	0x00-0x0C	R/W	General Purpose I/O	0	WE	0	11

The factorial accelerator is taken from Lab 1; however, it needs to be put inside an interface wrapper in order to communicate with the MIPS processor as shown in *Figure 6* below. The wrapper also has its own memory-mapped table to support its functionality shown in *Table 8* below. Moreover, it has a 4-to-1 Mux so select the output based on RdSel signal.

Table 8: Factorial accelerator wrapper submodules and their functionality

Module	Function
fact_ad	The address decoder for input/output selection.
n_reg	D register to hold the value of the factorial input (n).
go_reg	D register to hold the value of the begin signal (go).
GoPulse_reg	D register to make sure the Go signal only starts once when the factorial accelerator is in the calculation process.
factorial	The factorial accelerator taken from the previous lab.
Result_Done	SR register to hold the value of the Done signal
Result_Err	SR register to hold the value of the Error signal
nf_reg	D register to hold the value of the factorial output result.




Figure 6: Factorial accelerator wrapper top-level design

Table 9: Factorial Accelerator Memory-Mapped

Address[3:2]	R/W	Register Name	Bits	Bits Definition	WE1	WE2	RdSel
			31:4	Unused			
00	R/W	Data Input (n)	3:0	n[3:0]	WE	0	00
			31:1	Unused			
01	R/W	Control Input(n)	0	Go Bit	0	WE	01
			31:2	Unused			
10	R	Control Output	1	Err bit	0	0	10
	(Done, Err)	0	Done bit				
11	R	Data Output (Result)	31:0	nf[31:0]	0	0	11

Similar to the factorial accelerator wrapper, the GPIO-Mapped also has an address decoder as well as a 4-to-1 Mux which follow the functionality in *Table 10* below. For this project, the GPIO was used to load the data from the switch to the processor using the general input function of the GPIO. The GPIO also outputs the final result when the general output function is selected.

Table 10:	GPIO 1	submodules	and their	functionality
I word I o.	OIIO	Submounics	and inci	<i>juliculoridity</i>

Module	Function
GPIO_ad	The address decoder for input/output selection.
O1	D register to hold output 1 value.
O2	D register to hold output 2 value.




Figure 7: GPIO top-level design

Table 11: GPIO Memory-Mapped Interface Registers

Address[3:2]	R/W	Register Name	Bits	Bits Definition	WE1	WE2	RdSel
00	R/W	Input1	31:0	General Input	0	0	00
01	R/W	Input2	31:0	General Input	0	0	01
10	R	Output1	31:0	General Output	WE	0	10
11	R	Output2	31:0	General Output	0	WE	11

Performance Analysis

In the performance analysis, the resulting cycles for all 12 input n values were compared for polling and recursive in regards to the factorial function included in a pipelined architecture and a non pipelined architecture. The results showed the difference and effect a pipelined architecture can have on the system. From the result, the pipelined method had more cycles for the inputs than the non pipelined. Since the system implemented data forwarding and branch determination, the number of cycles that would have otherwise been present were bypassed. The pipelined architecture should ideally reduce time irrespective of how many cycles relative to the non-pipelined architecture. Below is the performance analysis.

Table 12: Single-cycle architecture vs. Pipelined architecture

Non-pipelined architecture			Pipelined architecture		
n	Polling	Recursive	n	Polling	Recursive
0	20	16	0	28	18
1	20	16	1	28	18
2	20	30	2	28	35
3	22	44	3	32	45
4	22	58	4	32	55
5	24	72	5	36	65
6	24	86	6	36	75
7	26	101	7	40	85
8	26	115	8	40	95
9	28	129	9	44	105
10	28	140	10	44	115
11	30	156	11	48	125
12	30	171	12	48	135




Figure 8: Performance analysis for non-pipelined polling and recursive functions




Figure 9: Performance analysis for the pipelined polling and recursive functions

III. Simulation Result

SoC with single-cycle system

The testbench for the SoC is similar to the previous lab, which means that the clock would run until the program counter reached the end of the MIPS program counter. In this case, the SoC would run until pc_current = 40. To test the system, the testbench provided the value of n for the gpI1. According to the instructions code, gpO1 would output the select and error signal at pc_current = 3c. The first Hex is the error and the second Hex is the hi or low select signal. Furthermore, the gpO2 would output the factorial result at pc_current = 40. *Figure 11* below shows the factorial of 12 to be correct at gpO2. *Figure 11* and *Figure 12* also demonstrated the system was able to display the hi or low selection at GPO1 = 10 or 00. When n = 13, the error signal was also displayed as the gpO1= 11 shown in *Figure 10*.



Figure 10: Waveform of the factorial system when input is 13




Figure 11: Waveform of the SoC when input is 12(dispSe = 1)




Figure 12: Waveform of the SoC system when input is 12(dispSe = 0)

For the testbench of the factorial accelerator wrapper, the plan was to provide all possible cases of n input (from 0 to 15). Each of the case, the testbench also provided a go signal (WD_tb = 1) to begin the factorial operation. According to *Figure 13* below, when n = 12 (WD_tb = c), the clock would run until it received a done signal (RD_tb = 1). It can easily be observed that the final result is correct (!12 = 1c8cfc00 in HEX).




Figure 13: Waveform of the factorial accelerator wrapper when input is 12

The testbench for the GPIO would test the output RD_tb based on random input provided for the gpI1, gpI2, and WD. According to *Figure 14* below, when the address A_tb was 0, which means that gpI1 was selected, the value of RD_tb matched the value of gpI1(12153524). When gpI2 was selected(A_tb = 1), RD_tb also matched the value of gpI2(c0895e81). For the general purpose output, the data was passed from WD_tb to RD_tb. For instance, when A_tb = 2 or 3, the gpO1_tb and gpO2_tb respectively output the exact value taken from WD_tb.



Figure 14: Waveform of the GPIO

The testbench for the SoC address decoder would check the value of outputs WE1, WE2, WEM, and Rd_Sel based on random address input(A_tb) and the write enable signal (WE_tb). *Figure 15* below demonstrated that when the address is 0000_1011_10, which fall in the range of 0000_xxxx_xx, the SoC would select to store or load data to the data memory(dmem) by making RdSel_tb = 00. Furthermore, the dmem write enable signal(WEM) should match the WE_tb signal. Similar to the dmem select, 1000_0000_01 and 1001_0000_11 would respectively select the factorial(1000_0000_xxx) and GPIO(1000_0000_xx) as expected.




Figure 15: Waveform of the address decoder of the SoC

SoC with complete pipelined system

To take advantage of the forwarding paths and reduce the number of nops, the MIPS code is rearranged so that only lw instruction need nops inserted right now. The results of the factorial are shown after the "j fact" instruction. The inputs are limited from zero to 12 because of the limitation of the FPGA board. *Figure 17* shows the result of factorial of 12, where gpO2 is 1C8CFC00 and gpO1 is showing no error with the value of 10000 where high signal is selected. *Figure 19* shows the result of factorial of 13. Because the input is greater than 12, factorial of 13 is not shown, but error signal can be seen in gpO1 output as 10001.




Figure 16: Waveform of the factorial system when input is 12




Figure 17: Zoomed in waveform of factorial of 12




Figure 18: Waveform of factorial system when input is 13




Figure 19: Zoomed in wave form of factorial of 13

Figure 20 below shows the branch stalls. Branch instruction is where pc_current is 0x2c. The instruction after that is stalled while waiting for the result of the branch to be calculated. When it turns out that branch is taken, instruction 0x30 is flushed, and it jumps to the target where pc_current = 0x20.




Figure 20: Waveform shows branch stalls

Figure 21 below shows an example of a forwarding path. When looking at sel_BE = 2'b01, we can see there is a forwarding path. Data from the Write Back stage is passed to Execute stage. At the pc_current value of 0x00, the instruction is addi \$t1, \$0, 1. At the pc_current value of 0x08, the instruction is \$11 \$t4, \$t1, 4. Therefore, the value of register \$t1 is passed from WB to EXE stage so the left-shift instruction can be executed right away without being stalled.




Figure 21: Waveform of an example of forwarding path

IV. FPGA Validation

The FPGA diagram is as in *Figure 22*. Because the clk_4sec is used as the clock of the system, it will take a while for the result to show up on the 7-segment LEDs. In particular, the whole process will take $4 \times number$ of cycles seconds to calculate the final results. The result of factorial of 12 is as in *Figure 23* and *Figure 24*. The high part is 1C8C and the low part is FC00. Also, because of the limit of the displayed outputs, it can only take in the maximum input of 12. Any numbers greater than 12 will be displayed in errors as in *Figure 25*.




Figure 22: FPGA top-level design




Figure 23: Result of Factorial of 12 at High Selection




Figure 24: Result of Factorial of 12 at Low Selection




Figure 25: Result of Factorial of 15

V. Conclusion

In conclusion, the lab assignment was a success. We were able to attain the desired results in time as well as apply some additional features such as data forwarding and branch determination. The system design diagrams successfully included the main processor along with the stated peripherals and the corresponding connecting signals. The diagrams were correctly implemented in verilog which displayed the expected simulation results. Additionally, the FPGA validation worked as expected. Altogether, the lab assignment was successfully implemented.

VI. Appendix

Source Code:

```
System.v (pipeline)
module System(
        input clk, rst,
        input [31:0] gpI1, gpI2,
        output [31:0] gp01, gp02, pc current
);
//wire [31:0] pc current;
wire [31:0] instr, alu out;
wire
            we_dm;
wire [31:0] wd_dm;
reg [31:0] RD;
wire [1:0] RdSel;
wire WE1, WE2, WEM;
wire [31:0] DmemData, FactData, GPIOData;
wire [4:0] dont care;
wire [31:0] Dont care;
    soc ad ad(
                              ({alu out[11:2]}),
             .WE
                              (we dm),
             .RdSel
                              (RdSel),
             .WE1
                              (WE1),
             .WE2
                              (WE2),
             .WEM
                              (WEM));
    imem imem (
                              (pc current[7:2]),
             .a
                              (instr)
             • y
        );
    mips Mips (
             .clk
                              (clk),
             .rst
                              (rst),
                              (dont care),
             .ra3
             .instrF
                              (instr),
             .rd dm
                              (RD),
             .we dm
                              (we dm),
             .pc current
                              (pc current),
             .alu out
                              (alu out),
             .wd dm
                              (wd dm),
```

```
.rd3
                              (Dont care)
    );
   dmem dmem (
             .clk
                             (clk),
             .we
                              (WEM),
                             (alu out[7:2]),
             .a
             .d
                             (wd dm),
            .q
                             (DmemData)
        );
   fact top factorial(
             .A(alu out[3:2]),
             .WE(WE1),
             .clk(clk),
             .rst(rst),
             .WD(wd dm[3:0]),
             .RD(FactData));
   gpio top GPIO(
             . A
                              (alu out[3:2]),
             .WE
                              (WE2),
             .clk
                              (clk),
             .rst
                              (rst),
                             (wd dm[31:0]),
            .WD
            .RD
                              (GPIOData),
             .gpI1
                              (gpI1),
             .gpI2
                              (gpI2),
             .gp01
                              (gp01),
             .gp02
                             (gp02));
   always @ (*) begin
        case (RdSel)
            2'b00: RD = DmemData;
            2'b01: RD = DmemData;
            2'b10: RD = FactData;
            2'b11: RD = GPIOData;
            default: RD = 32'bx;
        endcase
    end
endmodule
```

```
mips.v (pipeline)
module mips (
```

```
input wire
                        clk,
    input wire
                        rst,
    input wire [4:0] ra3,
    input wire [31:0] instrF,
    input wire [31:0] rd dm,
    output wire
                        we dm,
    output wire [31:0] pc current,
    output wire [31:0] alu out,
    output wire [31:0] wd dm,
    output wire [31:0] rd3
);
wire
           branch;
wire
           jump;
wire
           reg dst;
wire
           we reg;
wire
           alu src;
wire
           dm2reg;
wire [2:0] alu ctrl;
            jr, sh sel;
wire
wire
            we mult, hi lo, multu sel;
            jal, jal shift;
wire
            we dmD;
wire [31:0] instrID;
datapath dp (
        .clk
                          (clk),
        .rst
                          (rst),
                          (branch),
        .branchD
        .jumpD
                           (jump),
        .reg dstD
                           (reg dst),
        .we regD
                           (we reg),
        .alu srcD
                           (alu src),
        .dm2regD
                          (dm2reg),
                           (alu ctrl),
        .alu ctrlD
        .ra3
                          (ra3),
        .instrF
                           (instrF),
        .rd dmM
                           (rd dm),
        .jrD
                           (jr),
        .sh selD
                           (sh sel),
        .we multD
                           (we mult),
        .hi loD
                           (hi lo),
        .multu selD
                           (multu sel),
        .jalD
                           (jal),
        .jal shiftD
                           (jal shift),
        .we {\tt dmD}
                           (we dmD),
                          (pc_current),
        .pc_current
```

```
.alu outM
                               (alu out),
             .wd dmM
                               (wd dm),
             .rd3
                              (rd3),
             .we dmM
                              (we dm),
             .instrD
                              (instrID)
        );
    controlunit cu (
             .opcode
                              (instrID[31:26]),
             .funct
                              (instrID[5:0]),
             .branch
                              (branch),
             .jump
                              (jump),
             .reg dst
                              (reg dst),
             .we reg
                              (we reg),
             .alu_src
                              (alu src),
             .we dm
                              (we dmD),
             .dm2reg
                              (dm2reg),
             .alu ctrl
                              (alu ctrl),
             .jal
                              (jal),
             .jr
                              (jr),
             .multu sel
                              (multu sel),
             .hi lo
                              (hi lo),
             .sh sel
                              (sh sel),
             .we mult
                              (we mult),
             .jal shift
                              (jal shift)
        );
endmodule
```

```
datapath.v (pipeline)
module datapath (
        input wire
                           clk,
        input wire
                           rst,
        input wire
                           branchD,
        input wire
                           jumpD,
        input wire
                           reg dstD,
        input wire
                           we regD,
        input wire
                           alu srcD,
        input wire
                           dm2regD,
        input wire [2:0]
                           alu ctrlD,
        input wire [4:0]
        input wire [31:0] instrF,
        input wire [31:0] rd dmM,
                           jrD, sh selD,
        input
               wire
```

```
we multD, hi loD, multu selD,
        input wire
                           jalD, jal shiftD,
        input wire
        input wire
                           we dmD,
        output wire [31:0] pc current,
        output wire [31:0] alu outM,
        output wire [31:0] wd dmM,
        output wire [31:0] rd3,
        output wire
                           we dmM,
        output wire [31:0] instrD
    );
    wire [4:0] rf waW, rf waE, rf waM;
    wire pc srcM, pc srcD;
    wire [31:0] pc plus4F, pc plus4D, pc plus4E, pc plus4M,
pc plus4W;
   wire [31:0] pc pre;
   wire [31:0] pc next, pc;
   wire [31:0] sext immD, sext immE;
   wire [31:0] ba;
   wire [31:0] btaE, btaM, btaD;
    wire [31:0] jta;
   wire [31:0] alu paD, alu paE, alu pa;
    wire [31:0] alu pb,
                         alu pbE;
    wire [31:0] wd rfW;
               zeroE, zeroM;
    wire
    wire [31:0] sll out, srl out, shift mux outE, shift mux outM,
shift mux outW;
    wire [63:0] multu outE, multu outM, multu outW;
    wire [31:0] wd multu, multu mux out;
    wire [31:0] jal wd, wdW;
   wire [4:0] wa;
    wire
                stallIF, stallID, flushE;
   wire [31:0] instrE;
   wire [31:0] wd dmE, wd dmD;
   wire [31:0] alu outW, alu outE;
   wire [31:0] rd dmW;
    wire [31:0] pc plus8W;
    wire [1:0] sel AE, sel BE;
               we regE, reg dstE, alu srcE, branchE, we dmE,
    wire
dm2regE, jalE, multu selE,
                hi loE, sh_selE, jal_shiftE, we_multE;
                we regM, dm2regM, jalM, multu selM, hi loM,
jal shiftM, branchM, alu srcM;
   wire
               we regW, dm2regW, jalW, multu selW, hi loW,
jal shiftW;
   wire [2:0] alu ctrlE;
```

```
equalD;
wire
            sel AD, sel BD;
wire
wire [31:0] AD out, BD out;
//assign pc srcM = branchM & zeroM;
assign pc srcD = branchD & equalD;
assign ba = \{\text{sext immD}[29:0], 2'b00\}; ///new
assign jta = {pc plus4D[31:28], instrD[25:0], 2'b00};
// --- PC Logic --- //
d reg en pc reg (
        .clk
                        (clk),
        .rst
                        (rst),
        .en
                        (stallIF),
        .d
                        (pc_next),
        .q
                        (pc current)
    );//
adder pc plus 4 (
                        (pc current),
        .a
                        (32'd4),
        .b
                        (pc plus4F)
        • y
    );//
adder pc plus br (
        .a
                        (pc plus4D),
        .b
                        (ba),
                        (btaD)
        • y
    );//
mux2 # (32) pc src mux (
        .sel
                        (pc srcD),
        . a
                        (pc plus4F),
        .b
                        (btaD),
                        (pc pre)
        • y
    );//
mux2 # (32) pc jmp mux (
        .sel
                         (jumpD),
        . a
                         (pc pre),
        .b
                         (jta),
                         (pc)
        • y
    );//
// --- RF Logic --- //
mux2 # (5) rf wa mux (
                        (reg dstE),
        .sel
```

```
(instrE[20:16]),
         .a
                          (instrE[15:11]),
         .b
                          (wa)
         • y
    );//
regfile rf (
         .clk
                          (clk),
         .we
                          (we regW),
         .ra1
                          (instrD[25:21]),
         .ra2
                          (instrD[20:16]),
         .ra3
                          (ra3),
                          (rf_waW),
         .wa
         .wd
                          (wd rfW),
         .rd1
                          (alu paD),
         .rd2
                          (wd_dmD),
         .rd3
                          (rd3)
    );//
signext se (
                          (instrD[15:0]),
         .a
                          (sext immD)
         • y
    );
// --- ALU Logic --- //
mux2 #(32) alu pb mux (
         .sel
                          (alu_srcE),
                          (alu pbE),
         . a
         .b
                          (sext immE),
                          (alu pb)
         • y
    );//
alu alu (
         .op
                          (alu ctrlE),
         .a
                          (alu pa),
         .b
                          (alu_pb),
         .zero
                          (zeroE),
                          (alu outE)
    );//
// --- MEM Logic --- //
mux2 #(32) rf wd mux (
         .sel
                          (dm2regW),
         .a
                          (alu outW),
         .b
                          (rd dmW),
                          (wdW)
         • y
    );//
```

```
mux2 #(32) jr mux (jrD, pc, alu paD, pc next);
    sll sll(alu pbE, instrE[10:6], sll out);
    srl srl(alu pbE, instrE[10:6], srl out);
    mux2 #(32) shift mux(sh selE, sll out, srl out,
shift mux outE);
    dreg mult multu (clk, rst, we multE, alu pbE, alu pa,
multu outE);
    mux2 #(32) mfhi lo mux (hi loW, multu outW[31:0],
multu outW[63:32], wd multu);
    mux2 #(32) multu mux (multu selW, wdW, wd multu,
multu mux out);
    mux2 #(32) jal wd mux (jalW, multu mux out, pc plus4W, jal wd);
    mux2 \# (32) jal shift mux (jal shiftW, jal wd, shift mux outW,
wd rfW);
    mux2 #(32) jal wa mux (jalE, wa, 31, rf waE);
    d reg 1 IF ID (clk, rst, stallID, instrF, pc plus4F,instrD,
pc plus4D);
    d reg 2 ID EX (clk, rst, flushE, sext immD, wd dmD, alu paD,
instrD, pc plus4D,
                    we regD, reg dstD, alu srcD, branchD, we dmD,
dm2regD, jalD,
                    multu selD, hi loD, sh selD, jal shiftD,
we multD, alu ctrlD,
                    we regE, reg dstE, alu srcE, branchE, we dmE,
dm2regE, jalE,
                    multu selE, hi loE, sh selE, jal shiftE,
we multE, alu ctrlE,
                    sext immE, wd dmE, alu paE, instrE, pc plus4E);
    d reg 3 EX MEM (clk, rst, zeroE, rf waE, multu outE, alu pbE,
alu outE, btaE,
                    pc plus4E, shift mux outE, we regE, branchE,
we dmE, dm2regE,
                    jalE, multu selE, hi loE, jal shiftE, we regM,
branchM, we dmM,
                    dm2regM, jalM, multu selM, hi loM, jal shiftM,
wd dmM, alu outM,
                    btaM, pc plus4M, shift mux outM, zeroM, rf waM,
multu outM);
    d reg 4 MEM WB (clk, rst, rf waM, multu outM, rd dmM, alu outM,
pc plus4M, shift mux outM,
                    we regM, dm2regM, jalM, multu selM, hi loM,
jal shiftM,
                    we regW, dm2regW, jalW, multu selW, hi loW,
jal shiftW,
                    rd dmW, alu outW, pc plus4W, shift mux outW,
rf waW, multu outW);
```

```
d reg 1.v (pipeline)
module d_reg_1 # (parameter WIDTH = 32) (
        input wire
                                  clk,
        input wire
                                  rst,
        input wire
                                  en,
        input wire [WIDTH-1:0] instrF, pc plus4F,
        output reg [WIDTH-1:0] instrD, pc plus4D
    );
    always @ (posedge clk, posedge rst) begin
        if (rst) begin
            instrD <= 0;
             pc plus4D \ll 0;
        end
        else if (en)
        begin
             instrD <= instrD;</pre>
             pc plus4D <= pc plus4D;</pre>
        end
        else begin
              instrD <= instrF;</pre>
              pc plus4D <= pc plus4F;</pre>
        end
```

```
d reg 2.v (pipeline)
module d_reg_2 # (parameter WIDTH = 32) (
        input wire
                                  clk, rst,
        input wire
                                  clr,
        input wire [WIDTH-1:0] sext immD, wd dmD, alu paD, instrD,
pc_plus4D,
        input wire
                                  we regD, reg dstD, alu srcD,
branchD, we dmD, dm2regD, jalD,
                                  multu selD, hi loD, sh selD,
jal shD, we multD,
        input wire [2:0]
                               alu ctrlD,
        output reg
                                  we regE, reg dstE, alu srcE,
branchE, we dmE, dm2regE, jalE,
                                  multu selE, hi loE, sh selE,
jal shE, we multE,
        output reg [2:0]
                                 alu ctrlE,
        output reg [WIDTH-1:0] sext immE, wd dmE, alu paE, instrE,
pc plus4E
    );
    always @ (posedge clk, posedge rst) begin
        if (rst) begin
                sext immE <= 0;</pre>
                wd dmE <= 0;
                alu paE <= 0;
                instrE <= 0;</pre>
                pc plus4E <= 0;</pre>
                we regE \ll 0;
        reg dstE <= 0;</pre>
        alu srcE <= 0;
        branchE <= 0;</pre>
        we dmE \leq 0;
        dm2regE \ll 0;
        jalE <= 0;</pre>
        multu selE <= 0;
        hi loE <= 0;
        sh selE \ll 0;
        jal shE <= 0;</pre>
        we multE <= 0;
        alu ctrlE <= 0;</pre>
        end
```

```
else if (clr) begin
         sext immE <= 0;</pre>
         wd dmE <= 0;
         alu paE <= 0;
         instrE <= 0;</pre>
         pc plus4E <= 0;</pre>
         we regE \ll 0;
         reg dstE <= 0;</pre>
         alu srcE <= 0;</pre>
         branchE <= 0;</pre>
         we dmE <= 0;
         dm2regE \ll 0;
         jalE <= 0;</pre>
         multu selE <= 0;</pre>
         hi loE <= 0;
         sh selE \leq 0;
         jal shE <= 0;
         we multE <= 0;
         alu ctrlE <= 0;</pre>
         end
         else begin
         sext immE <= sext_immD;</pre>
         wd dmE <= wd dmD;
         alu paE <= alu paD;</pre>
         instrE <= instrD;</pre>
         pc plus4E <= pc plus4D;</pre>
         we regE <= we regD;</pre>
         reg dstE <= reg dstD;</pre>
         alu srcE <= alu srcD;</pre>
         branchE <= branchD;</pre>
         we dmE <= we dmD;
         dm2regE <= dm2regD;</pre>
         jalE <= jalD;</pre>
         multu selE <= multu selD;</pre>
         hi loE <= hi loD;
         sh selE <= sh selD;</pre>
         jal shE <= jal shD;</pre>
         we multE <= we multD;
         alu ctrlE <= alu ctrlD;</pre>
         end
    end
endmodule
```

```
module d reg 3 # (parameter WIDTH = 32) (
        input wire
                                  clk,
        input wire
                                  rst,
        input wire
                                  zeroE,
        input wire [4:0]
                                  rf waE,
        input wire [63:0]
                                  multu outE,
        input wire [WIDTH-1:0] wd dmE, alu outE, btaE, pc plus4E,
shift mux outE,
                                  we regE, branchE, we dmE, dm2regE,
        input wire
jalE, multu selE, hi loE, jal shiftE,
                                   we regM, branchM, we dmM, dm2regM,
        output reg
jalM, multu selM, hi loM, jal shiftM,
        output reg [WIDTH-1:0] wd dmM, alu outM, btaM, pc plus4M,
shift_mux_outM,
        output reg
                                  zeroM,
        output reg [4:0]
                                  rf waM,
        output reg [63:0]
                                 multu outM
    );
    always @ (posedge clk, posedge rst) begin
        if (rst) begin
                zeroM <= 0;
                wd dmM \ll 0;
                alu outM <= 0;
                btaM \le 0;
                rf waM <= 0;
                pc plus4M \leq 0;
                multu outM <= 0;</pre>
                shift mux outM <= 0;</pre>
                we regM \leq 0;
                branchM <= 0;</pre>
                we dmM <= 0;
                dm2regM \ll 0;
                jalM <= 0;</pre>
                multu selM <= 0;</pre>
                hi loM <= 0;
                jal shiftM <= 0;</pre>
        end
        else begin
                zeroM <= zeroE;</pre>
                wd dmM <= wd dmE;
                alu outM <= alu outE;</pre>
                btaM <= btaE;</pre>
                rf waM <= rf waE;</pre>
                pc plus4M <= pc plus4E;</pre>
                multu outM <= multu outE;</pre>
                shift mux outM <= shift mux outE;</pre>
```

```
we_regM <= we_regE;
branchM <= branchE;
we_dmM <= we_dmE;
dm2regM <= dm2regE;
jalM <= jalE;
multu_selM <= multu_selE;
hi_loM <= hi_loE;
jal_shiftM <= jal_shiftE;
end
end
end
endmodule</pre>
```

```
d reg 4.v (pipeline)
module d reg 4 # (parameter WIDTH = 32) (
        input wire
                                 clk,
        input wire
                                 rst,
        input wire [4:0]
                                rf waM,
        input wire [63:0] multu outM,
        input wire [WIDTH-1:0] rd dmM, alu outM, pc plus4M,
shift mux outM,
        input wire
                                we regM, dm2regM, jalM, multu selM,
hi loM, jal shiftM,
                                 we regW, dm2regW, jalW, multu selW,
        output reg
hi loW, jal shiftW,
        output reg [WIDTH-1:0] rd dmW, alu outW, pc plus4W,
shift_mux_outW,
        output reg [4:0]
                                rf waW,
        output reg [63:0] multu outW
    );
    always @ (posedge clk, posedge rst) begin
        if (rst) begin
               rd dmW \ll 0;
               alu outW <= 0;</pre>
               rf waW <= 0;
               pc plus4W \ll 0;
               multu outW <= 0;</pre>
               shift mux outW <= 0;</pre>
               we regW <= 0;
               dm2regW \ll 0;
               jalW <= 0;</pre>
               multu selW <= 0;</pre>
               hi loW \ll 0;
               jal shiftW <= 0;</pre>
```

```
end
         else begin
                  rd dmW <= rd dmM;
                  alu outW <= alu outM;</pre>
                  rf waW <= rf waM;</pre>
                  pc plus4W <= pc plus4M;</pre>
                  multu outW <= multu outM;</pre>
                  shift mux outW <= shift mux outM;</pre>
                  we regW <= we regM;
                  dm2regW <= dm2regM;</pre>
                  jalW <= jalM;</pre>
                  multu selW <= multu selM;</pre>
                  hi loW <= hi loM;
                  jal shiftW <= jal shiftM;</pre>
         end
    end
endmodule
```

```
mux3.v (pipeline)
module mux3 #(parameter WIDTH = 32) (
        input wire [1:0]
        input wire [WIDTH-1:0] a,
        input wire [WIDTH-1:0] b,
        input wire [WIDTH-1:0] c,
        output reg [WIDTH-1:0] y
    );
    always @(*)
    begin
    case(sel)
        2'b00: y = a;
        2'b01: y = b;
        2'b10: y = c;
        default: y = y;
    endcase
    end
endmodule
```

```
hazard_unit.v (pipeline)

module hazard_unit(
   input wire [4:0] instrD2521, instrD2016, instrE2521,
```

```
instrE2016,
    input wire
                   we regM, we regW, dm2regE, dm2regM, branchD,
we regE,
    input wire [4:0] rf waE, rf waM, rf waW,
                   stallIF, stallID, flushE,
    output reg
   output reg [1:0] sel AE, sel BE,
   output reg
               sel AD, sel BD
   );
   always @(*)
   begin
        /* if ((((instrD2521 == instrE2016) || (instrD2016 ==
instrE2016)) && dm2regE) == 1'b1)
        begin
            stallIF = 1'b1;
            stallID = 1'b1;
            flushE = 1'b1;
        end
        else begin
            stallIF = 1'b0;
            stallID = 1'b0;
            flushE = 1'b0;
        end */
        if ((branchD) && (we regE) && ((rf waE == instrD2521) | \ |
(rf waE == instrD2016)))
        begin
            stallIF = 1'b1;
            stallID = 1'b1;
            flushE = 1'b1;
        end
        else if ((branchD) && (dm2regM) && ((rf waM == instrD2521)
|| (rf waM == instrD2016)))
        begin
            stallIF = 1'b1;
            stallID = 1'b1;
            flushE = 1'b1;
        end
        else begin
            stallIF = 1'b0;
            stallID = 1'b0;
            flushE = 1'b0;
        end
        if (((we regM) && (instrE2521 != 5'b00000) && (rf waM ==
instrE2521)))
            sel AE = 2'b10;
```

```
else if (((we regW) && (instrE2521 != 5'b00000) && (rf waW
== instrE2521)) )
            sel AE = 2'b01;
        else sel AE = 2'b00;
        if (((we regM) && (instrE2016 != 5'b00000) && (rf waM ==
instrE2016))))
            sel BE = 2'b10;
        else if (((we regW) && (instrE2016) && (rf waW ==
instrE2016))))
            sel BE = 2'b01;
        else sel BE = 2'b00;
        if ((branchD) && (we_regM) && (instrD2521 != 5'b00000) &&
(rf waM == instrD2521))
            sel AD = 1'b1;
        else sel AD = 1'b0;
        if ((branchD) && (we regM) && (instrD2016 != 5'b00000) &&
(rf waM == instrD2016))
           sel BD = 1'b1;
        else sel BD = 1'b0;
    end
endmodule
```

```
module controlunit (
   input wire [5:0] opcode,
   input wire [5:0] funct,
   output wire branch,
   output wire jump,
   output wire reg_dst,
   output wire we_reg,
   output wire alu_src,
```

```
output wire
                           we dm,
        output wire
                            dm2reg,
        output wire [2:0]
                           alu ctrl,
        output wire
                            jal,
        output wire
                            jr,
        output wire
                           multu sel,
        output wire
                           hi lo,
        output wire
                           sh sel,
        output wire
                           we mult,
        output wire
                           jal shift
    );
    wire [1:0] alu op;
   maindec md (
        .opcode
                         (opcode),
        .branch
                         (branch),
        .jump
                         (jump),
        .reg dst
                         (reg dst),
                         (we reg),
        .we reg
        .alu src
                         (alu src),
        .we dm
                         (we dm),
        .dm2reg
                         (dm2reg),
                         (alu op),
        .alu op
                         (jal)
        .jal
    );
    auxdec ad (
        .alu op
                         (alu op),
        .funct
                         (funct),
        .alu ctrl
                         (alu ctrl),
        .jr
                         (jr),
        .multu sel
                         (multu sel),
        .hi lo
                         (hi lo),
                         (sh sel),
        .sh sel
        .we mult
                         (we mult),
        .jal shift
                        (jal shift)
    );
endmodule
```

```
maindec.v

module maindec (
    input wire [5:0] opcode,
```

```
output wire
                          branch,
        output wire
                          jump,
        output wire
                         reg dst,
        output wire
                         we reg,
        output wire
                         alu src,
        output wire
                         we dm,
        output wire
                         dm2req,
        output wire [1:0] alu op,
       output wire
                         jal
   );
   reg [9:0] ctrl;
   assign {branch, jump, reg dst, we reg, alu src, we dm, dm2reg,
alu op, jal} = ctrl;
   always @ (opcode) begin
        case (opcode)
            6'b00 0000: ctrl = 10'b0 0 1 1 0 0 0 10 0; // R-type
            6'b00 1000: ctrl = 10'b0 0 0 1 1 0 0 00 0; // ADDI
            6'b00 0100: ctrl = 10'b1 0 0 0 0 0 0 01 0; // BEQ
            6'b00 0010: ctrl = 10'b0 1 0 0 0 0 0 00 0; // J
            6'b10 1011: ctrl = 10'b0 0 0 0 1 1 0 00 0; // SW
            6'b10 0011: ctrl = 10'b0 0 0 1 1 0 1 00 0; // LW
            6'b00 0011: ctrl = 10'b0 1 0 1 0 0 0 00 1; // JAL
            default:
                      ctrl = 10'bx x x x x x x x x;
        endcase
    end
endmodule
```

```
auxdec.v (pipeline)

module auxdec (
    input wire [1:0] alu_op,
    input wire [5:0] funct,
    output wire [2:0] alu_ctrl,
    output wire jr,
    output wire multu_sel,
    output wire hi_lo,
    output wire sh_sel,
    output wire we_mult,
    output wire jal_shift
);
```

```
reg [2:0] ctrl;
    reg [5:0] out;
    assign {alu ctrl} = ctrl;
    assign {jr, multu sel, hi lo, sh sel, we mult, jal shift} =
out;
    always @ (alu op, funct) begin
        case (alu op)
            2'b00: begin
                                        // ADD
                ctrl = 3'b010;
                out = 6'b000000;
                end
            2'b01: begin
                                     // SUB
                ctrl = 3'b110;
                out = 6'b000000;
            default: case (funct)
                6'b10 0100: begin
                    ctrl = 3'b000; // AND
                    out = 6'b000000;
                    end
                6'b10 0101: begin
                    ctrl = 3'b001; // OR
                    out = 6'b000000;
                    end
                6'b10 0000: begin
                    ctrl = 3'b010; // ADD
                    out = 6'b000000;
                    end
                6'b10 0010: begin
                    ctrl = 3'b110; // SUB
                    out = 6'b000000;
                    end
                6'b10 1010: begin
                    ctrl = 3'b111; // SLT
                    out = 6'b000000;
                    end
                6'b00 1000: begin // JR
                    ctrl = 3'b000;
                    out = 6'b100000;
                6'b01 1001: begin //MULTU
                    ctrl = 3'b000;
                    out = 6'b000010;
                    end
                6'b01 0000: begin //MFHI
                    ctrl = 3'b000;
```

```
out = 6'b011000;
                    end
                6'b01 0010: begin //MFLO
                    ctrl = 3'b000;
                    out = 6'b010000;
                    end
                6'b00 0000: begin //SLL
                    ctrl = 3'b000;
                    out = 6'b000001;
                    end
                6'b00 0010: begin //SRL
                    ctrl = 3'b000;
                    out = 6'b000101;
                    end
                default: begin
                    ctrl = 3'bxxx;
                    out = 6'bxxxxxx;
                    end
            endcase
        endcase
    end
endmodule
```

	lab8.dat	
20090001		
2008000f		
00096100		
8c0a0900		
00000000		
01485824		
ac0b0800		
ac090804		
8c0d0808		
00000000		
00000000		
11a0fffc		
000d6842		
014c5824		
01a96824		
016d5825		
8c0d080c		
ac0b0908		
ac0d090c		

```
lab8.asm
main:
          $t2, 0x900($0) #read switches
fact: lw
      sll $0, $0, 0 #nop
      and $t3, $t2, $t0
                        #get input data n
          $t3, 0x0800($0) #write input data N
      SW
          $t1, 0x0804($0) #write control Go bit
      SW
poll: lw
          $t5, 0x0808($0) #read status Done bit
     sll $0, $0, 0
     sll $0, $0, 0
     beg $t5, $0, poll #wait until Done == 1
     srl $t5, $t5, 1
                        #$t5 = $t5 >>1
      and $t3, $t2, $t4 #get display Select
      and $t5, $t5, $t1 #get status Error bit
          $t3, $t3, $t5
                        #combine Sel and Err
      or
          $t5, 0x080C($0) #read result data nf
      lw
          $t3, 0x0908($0) #display Sell and Err
          $t5, 0x090C($0) #display result nf
                          # repeat fact loop
done: j fact
      sll $0, $0, 0
```

```
task tick;
    begin
        clk = 1'b0; #5;
        clk = 1'b1; #5;
    end
    endtask
    task reset;
    begin
        rst = 1'b0; #5;
        rst = 1'b1; #5;
        rst = 1'b0;
    end
    endtask
    initial begin
        clk = 0;
                                    //initialization
        reset();
        tick();
        gpI1 tb = 5'b11100; // n = 12
        while (pc current tb != 32'h54)
        begin
            tick();
            if(gp01 tb[0]) $stop;
        end
        reset();
        gpI1 tb = 5'b11101; // n = 13
        while (pc current tb != 32'h54)
        begin
            tick();
            if(gp01 tb[0]) $stop;
        end
        $finish;
    end
endmodule
```

```
module soc_FPGA(
    input wire clk,
    input wire rst,
    input wire button,
    input wire [4:0] switches,
    output wire [3:0] LEDSEL,
```

```
output wire [7:0] LEDOUT,
    output wire LDO, LD1, LD2, LD3, LD4
);
wire [15:0] reg hex;
wire
          clk sec;
wire
          clk 5KHz;
//wire
           clk pb;
wire [7:0] digit0;
wire [7:0] digit1;
wire [7:0] digit2;
wire [7:0] digit3;
wire [31:0] gpI1, gpI2, gpO1, gpO2;
clk gen clk gen (
        .clk100MHz
                           (clk),
        .rst
                           (rst),
        .clk 4sec
                          (clk sec),
        .clk 5KHz
                          (clk 5KHz)
   );
/*
button debouncer bd (
        .clk
                           (clk 5KHz),
        .button
                           (button),
        .debounced_button (clk_pb)
   );
hex to 7seg hex3 (
       .HEX
                           (reg hex[15:12]),
                           (digit3)
        . S
    );
hex_to_7seg hex2 (
        .HEX
                          (reg hex[11:8]),
        . s
                           (digit2)
    );
hex to 7seg hex1 (
        .HEX
                          (reg hex[7:4]),
        . S
                           (digit1)
    );
hex to 7seg hex0 (
        .HEX
                          (reg hex[3:0]),
                           (digit0)
        . s
    );
led mux led mux (
```

```
.clk
                                  (clk 5KHz),
            .rst
                                  (rst),
            .LED3
                                  (digit3),
            .LED2
                                  (digit2),
            .LED1
                                  (digit1),
            .LED0
                                  (digit0),
            .LEDSEL
                                  (LEDSEL),
            .LEDOUT
                                  (LEDOUT)
        );
     System(.clk
                                  (clk sec),
            .rst
                                  (rst),
                                  ({27'b0, switches[4:0]}),
            .gpI1
                                  (gp01),
            .gpI2
            .gp01
                                  (gp01),
            .gp02
                                  (gp02));
    mux2 #16 HILO (
            .sel
                                  (gp01[4]),
            .a
                                  (gp02[15:0]),
            .b
                                  (gp02[31:16]),
                                  (reg hex[15:0]));
            . y
  assign LD4 = gpO1[4]; //dispSe
  assign LD3 = gpO1[0]; //factErr
  assign LD2 = gp01[0];
  assign LD1 = qpO1[0];
  assign LD0 = gp01[0];
endmodule
```

```
clk_gen.v

module clk_gen (
    input wire clk100MHz,
    input wire rst,
    output reg clk_4sec,
    output reg clk_5KHz
);

integer count1, count2;

always @ (posedge clk100MHz) begin
    if (rst) begin
    count1 = 0;
    count2 = 0;
```

```
clk 5KHz = 0;
            clk 4sec = 0;
        end
        else begin
            if (count1 == 200000000) begin
                clk 4sec = ~clk 4sec;
                count1 = 0;
            end
            if (count2 == 10000) begin
                clk 5KHz = \sim clk 5KHz;
                count2 = 0;
            end
            count1 = count1 + 1;
            count2 = count2 + 1;
        end
    end
endmodule
```

```
hex to 7seg.v
module hex_to_7seg (
            input wire [3:0] HEX,
            output reg [7:0] s
        );
    always @ (HEX) begin
        case (HEX)
               4'h0: s = 8'b11000000;
               4'h1: s = 8'b111111001;
               4'h2: s = 8'b10100100;
               4'h3: s = 8'b10110000;
               4'h4: s = 8'b10011001;
               4'h5: s = 8'b10010010;
               4'h6: s = 8'b10000010;
               4'h7: s = 8'b111111000;
               4'h8: s = 8'b10000000;
               4'h9: s = 8'b10010000;
               4'hA: s = 8'b10001000;
               4'hB: s = 8'b10000000;
               4'hC: s = 8'b11000110;
               4'hD: s = 8'b11000000;
               4'hE: s = 8'b10000110;
```

```
4'hF: s = 8'b10001110;
    default: s = 8'b01111111;
    endcase
    end
endmodule
```

```
led mux.v
module led mux (
        input wire
                          clk,
        input wire
                          rst,
        input wire [7:0] LED3,
        input wire [7:0] LED2,
        input wire [7:0] LED1,
        input wire [7:0] LEDO,
        output wire [3:0] LEDSEL,
        output wire [7:0] LEDOUT
    );
    reg [1:0] index;
    reg [11:0] led ctrl;
    assign {LEDSEL, LEDOUT} = led ctrl;
    always @ (posedge clk) index <= (rst) ? 2'b0 : (index + 2'd1);</pre>
    always @ (index, LED0, LED1, LED2, LED3) begin
        case (index)
               2'd0: led ctrl <= {4'b1110, LED0};
               2'd1: led ctrl <= {4'b1101, LED1};
               2'd2: led ctrl <= {4'b1011, LED2};
               2'd3: led_ctrl <= {4'b0111, LED3};
            default: led ctrl <= {4'b1111, 8'hFF};</pre>
        endcase
    end
endmodule
```

```
soc_ad.v

module soc_ad(
   input wire [11:2] A,
```

```
input wire
                        WE,
        output reg
                        WEM,
        output reg
                        WE1,
        output reg
                       WE2,
        output wire [1:0] RdSel
    );
    always@(*)begin
    casex(A)
    10'b0000 xxxx xx: begin //0x000- 0x0FC
        WEM = WE;
        WE1 = 1'b0;
        WE2 = 1'b0;
    end
    10'b1000_0000_xx: begin //0x800-0x80C
        WEM = 1'b0;
        WE1 = WE;
        WE2 = 1'b0;
    end
    10'b1001 0000 xx: begin//0x900-0x90C
        WEM = 1'b0;
        WE1 = 1'b0;
        WE2 = WE;
    end
    default: begin
        WEM = 1'bx;
        WE1 = 1'bx;
        WE2 = 1'bx;
    end
    endcase
    assign RdSel = \{A[11], A[8]\};
endmodule
```

```
imem.v

module imem (
    input wire [5:0] a,
    output wire [31:0] y
);

reg [31:0] rom [0:63];
```

```
initial begin
     $readmemh ("lab8.dat", rom);
end
assign y = rom[a];
endmodule
```

```
dmem.v
module dmem (
        input wire
                           clk,
        input wire
                           we,
        input wire [5:0]
        input wire [31:0] d,
        output wire [31:0] q
    );
    reg [31:0] ram [0:63];
    integer n;
    initial begin
        for (n = 0; n < 64; n = n + 1) ram[n] = 32'hfffffffff;
    end
    always @ (posedge clk) begin
        if (we) ram[a] <= d;
    end
    assign q = ram[a];
endmodule
```

```
module fact_top(
    input [1:0] A,
    input WE, clk,rst,
    input [3:0] WD,
    output reg [31:0] RD
);
```

```
wire [1:0] RdSel;
wire WE1, WE2;
wire GoPulseCmb, Go, GoPulse;
wire [3:0] n;
wire [31:0] nf, Result;
wire Done, Err, ResDone, ResErr;
    assign GoPulseCmb = WE2 & WD[0];
    fact ad ad(.A(A),
                .WE(WE),
                .RdSel(RdSel),
                .WE1 (WE1),
                .WE2 (WE2));
    dreg #4 n reg(.clk(clk),
                   .rst(rst),
                   .we(WE1),
                   .d(WD),
                   .q(n));
    dreg #1 Go reg(.clk(clk),
                   .rst(rst),
                   .we(WE2),
                   .d(WD[0]),
                   .q(Go));
    dreg #1 GoPulse reg(.clk(clk),
                   .rst(rst),
                   .we(1'b1),
                   .d(GoPulseCmb),
                   .q(GoPulse));
    Factorial Factorial (.go (GoPulse),
                         .n(n),
                         .clk(clk),
                         .rst(rst),
                         .done(Done),
                         .err(Err),
                         .Out(nf));
    SRreg Result Done(.s(Done),
                       .r(GoPulseCmb),
                       .clk(clk),
                       .q(ResDone));
    SRreg Result Err(.s(Err),
```

```
.r(GoPulseCmb),
                       .clk(clk),
                       .q(ResErr));
    dreg #32 nf reg(.clk(clk),
                   .rst(rst),
                   .we (Done),
                   .d(nf),
                   .q(Result));
     always @ (*) begin
        case (RdSel)
            2'b00: RD = \{28'b0, n\};
            2'b01: RD = {31'b0,Go};
            2'b10: RD = {30'b0, ResErr, ResDone};
            2'b11: RD = Result;
            default: RD = 31'bx;
        endcase
    end
endmodule
```

```
fact_ad.v
module fact ad(
        input wire [1:0] A,
        input wire
                         WE,
        output reg
                         WE1,
        output reg
                         WE2,
        output wire [1:0] RdSel
    );
    always@(*)begin
    case(A)
    2'b00: begin
        WE1 = WE;
        WE2 = 1'b0;
    end
    2'b01: begin
        WE1 = 1'b0;
        WE2 = WE;
    end
     2'b10: begin
```

```
WE1 = 1'b0;
WE2 = 1'b0;
end

2'b11: begin
    WE1 = 1'b0;
WE2 = 1'b0;
end

default: begin
    WE1 = 1'bx;
WE2 = 1'bx;
end
endcase
end
assign RdSel = A;
endmodule
```

```
d reg.v
module dreg # (parameter WIDTH = 32) (
        input wire
                                clk,
        input wire
                                rst,
        input wire
                          we,
        input wire [WIDTH-1:0] d,
        output reg [WIDTH-1:0] q
    );
    always @ (posedge clk, posedge rst)
    begin
        if (rst) q \ll 0;
        else if(we) q<=d;</pre>
        //else
               q <= d;
        else q \ll q;
    end
endmodule
```

```
output err,
                  output [31:0] Out
    );
    wire ld cnt, ld reg, en, sel, oe, gt12, gt;
    DP DP (.n(n),
                  .ld cnt(ld cnt),
                  .en(en),
                  .clk(clk),
                  .rst(rst),
                  .sel(sel),
                  .ld reg(ld reg),
                  .oe(oe),
                  .Out (Out),
                  .GT(gt),
                  .GT12(gt12));
    CU CU(.Go(go),
                    .clk(clk),
                    .rst(rst),
                    .GT12(gt12),
                    .GT (gt),
                    .sel(sel),
                    .ld cnt(ld cnt),
                    .ld reg(ld reg),
                    .en(en),
                    .oe(oe),
                    .Done (done),
                    .Err(err));
endmodule
```

```
gpio_top.v
module gpio_top(
        input [31:0] gpI1,
        input [31:0] gpI2,
        input [1:0] A,
        input WE, clk, rst,
        input [31:0] WD,
        output reg [31:0] RD,
        output [31:0] gp01, gp02
    );
wire [1:0] RdSel;
wire WE1, WE2;
    GPIO ad ad(.A(A),
                .WE(WE),
                .RdSel(RdSel),
                .WE1 (WE1),
                .WE2(WE2));
    dreg #32 01 (.clk(clk),
                   .rst(rst),
                   .we(WE1),
                   .d(WD),
                   .q(gp01));
    dreg #32 02 (.clk(clk),
                   .rst(rst),
                   .we(WE2),
                   .d(WD),
                   .q(gpO2));
    always @ (*) begin
        case (RdSel)
            2'b00: RD = gpI1;
            2'b01: RD = gpI2;
            2'b10: RD = gp01;
            2'b11: RD = gp02;
            default: RD = 31'bx;
        endcase
    end
endmodule
```

```
GPIO_ad.v
module GPIO_ad(
        input wire [1:0] A,
        input wire
                     WE,
        output reg
                      WE1,
        output reg WE2,
        output wire [1:0] RdSel
    );
    always@(*)begin
    case(A)
    2'b00: begin
        WE1 = 1'b0;
        WE2 = 1'b0;
    end
    2'b01: begin
        WE1 = 1'b0;
        WE2 = 1'b0;
    end
     2'b10: begin
       WE1 = WE;
        WE2 = 1'b0;
    end
    2'b11: begin
       WE1 = 1'b0;
        WE2 = WE;
    end
    default: begin
        WE1 = 1'bx;
        WE2 = 1'bx;
    end
    endcase
    end
    assign RdSel = A;
endmodule
```

```
GPIO_top_tb.v module GPIO_top_tb;
```

```
reg [31:0] gpI1 tb, gpI2 tb, WD tb;
 reg [1:0] A tb;
 reg WE tb, clk, rst;
 wire [31:0] gpO1 tb, gpO2 tb, RD tb;
 gpio top DUT(.gpI1(gpI1 tb),
              .gpI2(gpI2 tb),
              .A(A tb),
              .WE(WE tb),
              .clk(clk),
              .rst(rst),
              .WD(WD tb),
              .gp01(gp01 tb),
              .gp02(gp02 tb),
              .RD(RD_tb));
task tick;
begin
     clk = 1'b0; #5;
     clk = 1'b1; #5;
 end
 endtask
 task reset;
begin
     rst = 1'b0; #5;
     rst = 1'b1; #5;
     rst = 1'b0;
 end
 endtask
 initial begin
     clk = 0;
     reset();
     tick();
     WE tb = 1'b1;
     A tb = 2'b00; //select input 1(gpI1)
     gpI1 tb = $random; //provide input
     gpI2 tb = $random; // provide input
     WD tb = \$random;
     tick();// display gpI1
     A tb = 2'b01;
     tick();//display gpI2
     A_{tb} = 2'b10;
```

```
tick();//display gp01

A_tb = 2'b11;
tick();//display gp02

$finish;
end
endmodule
```

```
fact_top_tb.v
module fact top tb;
      reg clk, rst, WE tb;
      reg [1:0] A tb;
      reg [3:0] WD tb;
      wire [31:0] RD tb;
   fact top DUT(.clk(clk),
                .rst(rst),
                 .WE(WE tb),
                 .A(A tb),
                 .WD(WD tb),
                 .RD(RD tb));
    task tick;
    begin
        clk = 1'b0; #5;
        clk = 1'b1; #5;
    end
    endtask
    task reset;
    begin
        rst = 1'b0; #5;
        rst = 1'b1; #5;
        rst = 1'b0;
    end
    endtask
    integer i;
    initial begin
        clk = 0;
        reset();
                                     //initialization
        tick();
        WE tb = 1'b1; //enable factorial
```

```
for(i = 0; i < 16; i = i+1)
        begin
            WD tb = i; // assign n value
            A tb = 2'b00; // perform input n
            tick(); //hold n in reg
            WD tb[0] = 1'b1; // go signal
            A tb = 2'b01;
            tick(); //hold go signal
            A tb = 2'b10; // select display done signal
            tick();
            while (RD tb[1:0] != 2'b01) begin
                tick(); //clk until finish
                if(RD tb[1:0] == 2'b10) $stop;
            end
            A tb = 2'b11; // sidplay result
            tick();
        end
        $finish;
    end
endmodule
```

```
module soc_ad_tb;
    reg WE_tb;
    reg [11:2] A_tb;
    wire WEM_tb, WE1_tb, WE2_tb;
    wire [1:0] RdSel_tb;

soc_ad DUT(.A(A_tb),
    .WE(WE_tb),
    .WEM(WEM_tb),
    .WE1(WE1_tb),
    .WE2(WE2_tb),
    .WE2(WE2_tb),
    .RdSel(RdSel_tb));

initial begin
```

```
//testing the Dmem selector WEM = WE
        A tb = 10'b0000 1011 10; //assign random value 0x0xx
       WE tb = 1;
        #10;
       A tb = 10'b0000 1001 10; //assign random value
       WE tb = 0;
       #10;
      //factorial select WE1 = WE
        A tb = 10'b1000 0000 01; //assign random value 80x
       WE tb = 1;
        #10;
       A tb = 10'b1000 0000 01; //assign random value 0x80x
       WE tb = 0;
       #10;
    //GPIO select WE2 = WE
        A tb = 10'b1001 0000 11; //assign random value 90x
       WE tb = 1;
        #10;
       A tb = 10'b1001 0000 11; //assign random value 0x90x
       WE tb = 0;
       #10;
       $finish;
   end
endmodule
```

soc fpga.xdc

```
# Clock Signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33}
[get_ports {clk}];
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
[get_ports {clk}];

# Buttons
set_property -dict {PACKAGE_PIN W19 IOSTANDARD LVCMOS33} [get_ports {rst}]; # Left Button

# Switches
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {switches[0]}]; # Switch 0
set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports {switches[1]}]; # Switch 1
```

```
set property -dict {PACKAGE PIN W16 IOSTANDARD LVCMOS33} [get ports
{switches[2]}]; # Switch 2
set property -dict {PACKAGE PIN W17 IOSTANDARD LVCMOS33} [get ports
{switches[3]}]; # Switch 3
set property -dict {PACKAGE PIN W15 IOSTANDARD LVCMOS33} [get ports
{switches[4]}]; # Switch 4 select
#LED
set property -dict {PACKAGE PIN W18 IOSTANDARD LVCMOS33} [get ports
{LD4}]; # Sel display
set property -dict {PACKAGE PIN V19 IOSTANDARD LVCMOS33} [get ports
{LD3}]; # Err display
set property -dict {PACKAGE PIN U19 IOSTANDARD LVCMOS33} [get ports
{LD2}]; #
[get ports {LD1}]; #
[get ports {LD0}]; #
# 7 segment display
set property -dict {PACKAGE PIN W7 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[0]}]; # CA
set property -dict {PACKAGE PIN W6 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[1]}]; # CB
set property -dict {PACKAGE PIN U8 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[2]}]; # CC
set property -dict {PACKAGE PIN V8 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[3]}]; # CD
set property -dict {PACKAGE PIN U5 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[4]}]; # CE
set property -dict {PACKAGE PIN V5 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[5]}]; # CF
set property -dict {PACKAGE PIN U7 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[6]}]; # CG
set property -dict {PACKAGE PIN V7 IOSTANDARD LVCMOS33} [get ports
{LEDOUT[7]}]; # DP
set property -dict {PACKAGE PIN U2 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[0]}]; # ANO
set property -dict {PACKAGE PIN U4 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[1]}]; # AN1
set property -dict {PACKAGE PIN V4 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[2]}]; # AN2
set property -dict {PACKAGE PIN W4 IOSTANDARD LVCMOS33} [get ports
{LEDSEL[3]}]; # AN3
```

PERSONAL DESCRIPTIONS



My name is Nisun Alade. I am a fourth year student studying computer engineering at San Jose State University. Aside from pasta being my guilty pleasure, I am interested in computer hardware and firmware, and intend to pursue a career that combines technology and social work.



My name is Danh Hoang. I am a transfer student at SJSU, and this is my fourth semester in Computer Engineering major. My hobby is traveling to other countries to learn more about their culture. I am interested in embedded system design and computer networking.



Thien Hoang

I was born and raised in Ho Chi Minh City, Viet Name. I came to the United States when I was 16 years old. Before transferring to SJSU, I lived in Houston Texas with my family. I am currently a 5th-year Computer Engineering major at San Jose State University. I have an interest in building the circuit and aspire to be a circuit designer in the future. I enjoy riding a motorcycle on the weekend. It helps me release my stress



Phat Le

I am an international student from Vietnam, also a transfer student from Seattle, and currently a senior Computer Engineering student at San Jose State University. My primary goal is to invent a device that will have huge improvements in humanity. By understanding the way computer software and hardware works, I believe my dream may become true one day. I also enjoy playing RPG console video games and singing alone with my guitar.