RISC-V Instruction-Set

Erik Engheim <erik.engheim@ma.com>

Arithmetic Operation

Description	rd + rs1 + rs2	rd ← rs1 – rs2	rd ← rs1 + imm12	rd ← rs1 < rs2 ? 1 : 0	rd ← rs1 < imm12 ? 1 : 0	rd ← rs1 < rs2 ? 1 : 0	rd ← rs1 < imm12 ? 1 : 0	rd ← imm20 << 12	rd ← PC + imm20 << 12
Туре	æ	~	_	œ	_	æ	_	n	ח
Instruction	Адд	Subtract	Add immediate	Set less than	Set less than immediate	Set less than unsigned	Set less than immediate unsigned	Load upper immediate	Add upper immediate to PC
Mnemonic	ADD rd, rs1, rs2	SUB rd, rs1, rs2	ADDI rd, rs1, imm12	SLT rd, rs1, rs2	SLTI rd, rs1, imm12	SLTU rd, rs1, rs2	SLTIU rd, rs1, imm12	LUI rd, imm20	AUIP rd, imm20

Logical Operations

Mnemonic	Instruction	Туре	Description
AND rd, rs1, rs2	AND	В	rd ← rs1 & rs2
OR rd, rs1, rs2	OR	œ	rd + rs1 rs2
XOR rd, rs1, rs2	XOR	æ	rd ← rs1 ^ rs2
ANDI rd, rs1, imm12	AND immediate	_	rd ← rs1 & imm12
ORI rd, rs1, imm12	OR immediate	_	rd ← rs1 imm12
XORI rd, rs1, imm12	XOR immediate	_	rd ← rs1 ^ imm12
SLL rd, rs1, rs2	Shift left logical	œ	rd ← rs1 << rs2
SRL rd, rs1, rs2	Shift right logical	æ	rd ← rs1 >> rs2
SRA rd, rs1, rs2	Shift right arithmetic	œ	rd ← rs1 >> rs2
SLLI rd, rs1, shamt	Shift left logical immediate	_	rd ← rs1 << shamt
SRLI rd, rs1, shamt	Shift right logical imm.	_	rd ← rs1 >> shamt
SRAI rd, rs1, shamt	Shift right arithmetic immediate	_	rd ← rs1 >> shamt

Load / Store Operations

Mnemonic	Instruction	Туре	Description
_D rd, imm12(rs1)	Load doubleword	ı	rd ← mem[rs1 + imm12]
_W rd, imm12(rs1)	Load word	_	rd ← mem[rs1 + imm12]
_H rd, imm12(rs1)	Load halfword	_	rd ← mem[rs1 + imm12]
_B rd, imm12(rs1)	Load byte	_	rd ← mem[rs1 + imm12]
-WU rd, imm12(rs1)	Load word unsigned	_	rd ← mem[rs1 + inm12]
.HU rd, imm12(rs1)	Load halfword unsigned	_	rd ← mem[rs1 + imm12]
_BU rd, imm12(rs1)	Load byte unsigned	_	rd ← mem[rs1 + imm12]
5D rs2, imm12(rs1)	Store doubleword	s	rs2 → mem[rs1 + imm12]
SW rs2, imm12(rs1)	Store word	S	rs2(31:0) → mem[rs1 + imm12]
SH rs2, imm12(rs1)	Store halfword	S	rs2(15:0) → mem[rs1 + imm12]
5B rs2, imm12(rs1)	Store byte	s	rs2(7:0) → mem[rs1 + imm12]

Branching

Description	if rs1 = rs2 pc ← pc + imm12	if rs1 ≠ rs2 pc ← pc + imm12	if rs1 ≥ rs2 pc ← pc + imm12	if rs1 >= rs2 pc ← pc + imm12	if rs1 < rs2 pc ← pc + imm12	if rs1 < rs2 pc ← pc + imm12 << 1	rd ← pc + 4 pc ← pc + imm20	$rd \leftarrow pc + 4$ $pc \leftarrow rs1 + imm12$
Туре	SB	SB	88	88	SB	SB	m	-
Instruction	Branch equal	Branch not equal	Branch greater than or equal	Branch greater than or equal unsigned	Branch less than	Branch less than unsigned	Jump and link	Jump and link register
Mnemonic	BEQ rs1, rs2, imm12	BNE rs1, rs2, imm12	BGE rs1, rs2, imm12	BGEU rs1, rs2, imm12	BLT rs1, rs2, imm12	BLTU rs1, rs2, imm12	JAL rd, imm20	JALR rd, imm12(rs1)

32-bit instruction format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		obcode	apoodo	apoodo apoodo
	obcode		epoodo	apoodo apoodo
	rd		P.	rd immediate
10	-		٦	i më
12				
13	func		func	func
4	7		۲ ا	
15				
91				
17	rs1		rs1	25 25
8				
19				
20				
21				
22	rs2			152
1 23				
5 24				
9 5				
7 2			9	n n
2 2	func		ediat	ediat
5 5	ŋ		immediate	immediate immediate
30			ı	

8 3

r28

Pseudo Instructions

Minemonic	ווואנומכווסט	base instruction(s)
LI rd, imm12	Load immediate (near)	ADDI rd, zero, imm12
LI rd, imm	Load immediate (far)	LUI rd, imm[31:12] ADDI rd, rd, imm[11:0]
LA rd, sym	Load address (far)	AUIPC rd, sym[31:12] ADDI rd, rd, sym[11:0]
MV rd, rs	Copy register	ADDI rd, rs, 0
NOT rd, rs	One's complement	XORI rd, rs, -1
NEG rd, rs	Two's complement	SUB rd, zero, rs
BGT rs1, rs2, offset	Branch if rs1 > rs2	BLT rs2, rs1, offset
BLE rs1, rs2, offset	Branch if rs1 ≤ rs2	BGE rs2, rs1, offset
BGTU rs1, rs2, offset	Branch if rs1 > rs2 (unsigned)	BLTU rs2, rs1, offset
BLEU rs1, rs2, offset	Branch if rs1 ≤ rs2 (unsigned)	BGEU rs2, rs1, offset
BEQZ rs1, offset	Branch if rs1 = 0	BEQ rs1, zero, offset
BNEZ rs1, offset	Branch if rs1 ≠ 0	BNE rs1, zero, offset
BGEZ rs1, offset	Branch if rs1 ≥ 0	BGE rs1, zero, offset
BLEZ rs1, offset	Branch if rs1 ≤ 0	BGE zero, rs1, offset
BGTZ rs1, offset	Branch if rs1 > 0	BLT zero, rs1, offset
J offset	Unconditional jump	JAL zero, offset
CALL offset12	Call subroutine (near)	JALR ra, ra, offset12
CALL offset	Call subroutine (far)	AUIPC ra, offset[31:12] JALR ra, ra, offset[11:0]
RET	Return from subroutine	JALR zero, 0(ra)
NOP	No operation	ADDI zero, zero, 0

Register File

Register Aliases

zero	tp	s0/fp	Ze	9e	54	88	t3
			4				
б	77	111	115	r19	r23	r27	131
r2	P.6	r10	r14	r18	r22	r26	r30
5	5	6	5	117	r21	r25	r29

r12

5 စ္

9

r16 r20 r24

ra - return address sp - stack pointer gp - global pointer tp - thread pointer

96

Sp 2

sp - stack poli gp - global pc	gp - global pc tp-thread pc to - t6 - Temp s0 - 517 - Sava a0 - 17 - Func					
t2	a1	95	53	57	s11	t6
₽	9e	94	52	95	510	Ę2
40	51	a3	- L	55	65	t4

nporary registers aved by callee nction arguments turn value(s)