Systems and Networking – Unit I

B.Sc. in Applied Computer Science and Artificial Intelligence 2021-2022


Gabriele Tolomei

Department of Computer Science
Sapienza Università di Roma
tolomei@di.uniromal.it




Recap from Last Lecture

- Operating System is a complex system which plays several roles:
 - resource manager
 - virtual machine
 - HW/SW interface




Recap from Last Lecture

- Operating System is a complex system which plays several roles:
 - resource manager
 - virtual machine
 - HW/SW interface
- Exposes services to users/applications (SW)
 leveraging the physical machine (HW)



Recap from Last Lecture

- Operating System is a complex system which plays several roles:
 - resource manager
 - virtual machine
 - HW/SW interface
- Exposes services to users/applications (SW)
 leveraging the physical machine (HW)
- Changes in HW may affect OS design




Outline of this Lecture

- I. Computer architecture review
- 2. HW support for OS functionalities and services
- 3. OS design and implementation

Outline of this Lecture

- 1. Computer architecture review
- 2. HW support for OS functionalities and services
- 3. OS design and implementation



- CPU → the processor that performs the actual computation
 - Multiple cores are now common in modern architectures

- CPU -> the processor that performs the actual computation
 - Multiple cores are now common in modern architectures
- Main Memory

 stores data and instructions used by the CPU

- CPU → the processor that performs the actual computation
 - Multiple cores are now common in modern architectures
- Main Memory

 stores data and instructions used by the CPU
- I/O devices -> terminal, keyboard, disks, etc.
 - associated with specific device controllers

- CPU → the processor that performs the actual computation
 - Multiple cores are now common in modern architectures
- Main Memory

 stores data and instructions used by the CPU
- I/O devices -> terminal, keyboard, disks, etc.
 - associated with specific device controllers
- System Bus → communication medium between CPU, memory, and peripherals

Computer Architecture Model

- Conceptually, the same architectural model for many computing devices:
 - PCs/laptops
 - High-end servers
 - Smartphones/Tablets
 - etc.

Computer Architecture Model

- Conceptually, the same architectural model for many computing devices:
 - PCs/laptops
 - High-end servers
 - Smartphones/Tablets
 - etc.
- Based on stored-program concept (as opposed to fixed-program)


Computer Architecture Model

- Conceptually, the same architectural model for many computing devices:
 - PCs/laptops
 - High-end servers
 - Smartphones/Tablets
 - etc.
- Based on stored-program concept (as opposed to fixed-program)




John von Neumann


von Neumann Architecture



von Neumann Architecture



von Neumann Architecture



Central Processing Unit (CPU)

• The CPU performs (at least) the following 3 steps cyclically:

- The CPU performs (at least) the following 3 steps cyclically:
 - Fetch: retrieves an instruction from a specific memory address whose value is contained in a special CPU register, called Program Counter (PC)

- The CPU performs (at least) the following 3 steps cyclically:
 - Fetch: retrieves an instruction from a specific memory address whose value is contained in a special CPU register, called Program Counter (PC)
 - Decode: interprets the fetched instruction

- The CPU performs (at least) the following 3 steps cyclically:
 - Fetch: retrieves an instruction from a specific memory address whose value is contained in a special CPU register, called Program Counter (PC)
 - Decode: interprets the fetched instruction
 - Execute: runs the actual decoded instruction

• Defines the set of **elementary instructions** the CPU is able to execute directly (i.e., on the HW)

- Defines the set of **elementary instructions** the CPU is able to execute directly (i.e., on the HW)
- The machine language is represented by binary numeral system

- Defines the set of **elementary instructions** the CPU is able to execute directly (i.e., on the HW)
- The machine language is represented by binary numeral system
- Each instruction is encoded as a sequence of bits
 - A single bit is the smallest unit of (digital) information
 - It takes on two possible values: 0 or 1

- Defines the set of **elementary instructions** the CPU is able to execute directly (i.e., on the HW)
- The machine language is represented by binary numeral system
- Each instruction is encoded as a sequence of bits
 - A single bit is the smallest unit of (digital) information
 - It takes on two possible values: 0 or 1
- A word is the unit of data the CPU can directly operate on
 - today ranging from 32 to 64 bits

Binary vs. Decimal Numeral System

• In natural language we usually implicitly refer to the decimal numeral system (base-10)


Binary vs. Decimal Numeral System

- In natural language we usually implicitly refer to the decimal numeral system (base-10)
- In base-10 system, each digit can only take one out of 10 possible values: 0, 1, ..., 9

Binary vs. Decimal Numeral System

- In natural language we usually implicitly refer to the decimal numeral system (base-10)
- In base-10 system, each digit can only take one out of 10 possible values: 0, 1, 9

• In binary system (base-2), each digit is a bit



A Side Note on Units

Prefixes for multiples of bits (bit) or bytes (B)

Decimal SI Value 1000 10³ k kilo 1000² 10⁶ M mega 1000³ 10⁹ G giga 1000⁴ 10¹² T tera 1000⁵ 10¹⁵ P peta 1000⁶ 10¹⁸ E exa 1000⁷ 10²¹ Z zetta 1000⁸ 10²⁴ Y yotta

Binary					
Value		IEC		JEDEC	
1024 2	¹⁰ Ki	kibi	K	kilo	
1024 ² 2	²⁰ Mi	mebi	M	mega	
1024 ³ 2	³⁰ Gi	gibi	G	giga	
1024 ⁴ 2	⁴⁰ Ti	tebi	-		
1024 ⁵ 2	⁵⁰ Pi	pebi	_		
1024 ⁶ 2	⁶⁰ Ei	exbi	-		
1024 ⁷ 2	⁷⁰ Zi	zebi	-		
1024 ⁸ 2	⁸⁰ Yi	yobi	_		

• The collection of instructions defined by the machine language

- The collection of instructions defined by the machine language
- Machine language instructions are made of 2 parts:
 - An operator (op code)
 - Zero or more operands representing either CPU internal registers or memory addresses

- The collection of instructions defined by the machine language
- Machine language instructions are made of 2 parts:
 - An operator (op code)
 - Zero or more operands representing either CPU internal registers or memory addresses
- An **abstraction** of the underlying physical (hardware) architecture (e.g., x86, ARM, SPARC, MIPS, etc.)

- The collection of instructions defined by the machine language
- Machine language instructions are made of 2 parts:
 - An operator (op code)
 - Zero or more operands representing either CPU internal registers or memory addresses
- An **abstraction** of the underlying physical (hardware) architecture (e.g., x86, ARM, SPARC, MIPS, etc.)
- Each realization of the same instruction set is an implementation of a physical architecture (e.g., $\times 86 \rightarrow$ Intel, AMD, Cyrix, etc.)

CPU Registers

• On-chip storage whose size typically coincides with the CPU word size

CPU Registers


- On-chip storage whose size typically coincides with the CPU word size
- General-purpose (x86):
 - eax, ebx, ecx, etc.

CPU Registers


- On-chip storage whose size typically coincides with the CPU word size
- General-purpose (x86):
 - eax, ebx, ecx, etc.
- Special-purpose (x86):
 - esp → Stack pointer for top address of the stack
 - ebp -> Stack base pointer for the address of the current stack frame
 - eip → Instruction pointer, holds the program counter (i.e., the address of next instruction)

Memory


Memory Hierarchy



Memory Hierarchy



Memory Hierarchy



• Essentially, a sequence of cells

- Essentially, a sequence of cells
- Each cell is logically organized in groups of 8 bits (1 Byte) or multiple of it (e.g., 32 bits = 4 Bytes)

- Essentially, a sequence of cells
- Each cell is logically organized in groups of 8 bits (1 Byte) or multiple of it (e.g., 32 bits = 4 Bytes)
- Each cell has its own address


- Essentially, a sequence of cells
- Each cell is logically organized in groups of 8 bits (1 Byte) or multiple of it (e.g., 32 bits = 4 Bytes)
- Each cell has its own address
- CPU (and I/O devices) read from/write to main memory referencing memory location addresses

09/30/21 45


- Essentially, a sequence of cells
- Each cell is logically organized in groups of 8 bits (1 Byte) or multiple of it (e.g., 32 bits = 4 Bytes)
- Each cell has its own address
- CPU (and I/O devices) read from/write to main memory referencing memory location addresses
- The smallest addressable unit is usually I Byte

Memory Cell (I)

Cell/Location




8 bits = 1 Byte




Memory Cell (2)


Cell/Location



32 bits = 4 Bytes



Memory Address (Single Byte)




Computer Buses

• Initially, a single bus to handle all the traffic

- Initially, a single bus to handle all the traffic
- Combines the functions of:
 - Data bus → to actually carry information
 - Address bus -> to determine where such information should be sent
 - Control bus → to indicate which operation should be performed

- Initially, a single bus to handle all the traffic
- Combines the functions of:
 - Data bus → to actually carry information
 - Address bus -> to determine where such information should be sent
 - Control bus → to indicate which operation should be performed
- More dedicated buses have been added to manage CPU-to-memory and I/O traffic
 - PCI, SATA, USB, etc.



I/O Devices

• Each I/O device is made of 2 parts:


- Each I/O device is made of 2 parts:
 - the physical device itself


- Each I/O device is made of 2 parts:
 - the physical device itself
 - the device controller (chip or set of chips controlling a family of physical devices)


- Each I/O device is made of 2 parts:
 - the physical device itself
 - the device controller (chip or set of chips controlling a family of physical devices)
- Can be categorized as:
 - storage, communications, user-interface, etc.

- Each I/O device is made of 2 parts:
 - the physical device itself
 - the device controller (chip or set of chips controlling a family of physical devices)
- Can be categorized as:
 - storage, communications, user-interface, etc.
- OS talks to a device controller using a specific device driver

SATA disks IDE disks mouse keyboard network card video card







• Every device controller has a number of dedicated registers to communicate with it:

- Every device controller has a number of dedicated registers to communicate with it:
 - Status registers → provide status information to the CPU about the I/O device (e.g., idle, ready for input, busy, error, transaction complete)

- Every device controller has a number of dedicated registers to communicate with it:
 - Status registers → provide status information to the CPU about the I/O device (e.g., idle, ready for input, busy, error, transaction complete)
 - Configuration/Control registers → used by the CPU to configure and control
 the device


- Every device controller has a number of dedicated registers to communicate with it:
 - Status registers → provide status information to the CPU about the I/O device (e.g., idle, ready for input, busy, error, transaction complete)
 - Configuration/Control registers → used by the CPU to configure and control
 the device
 - Data registers -> used to read data from or send data to the I/O device

- Every device controller has a number of dedicated registers to communicate with it:

 - Configuration/Control registers → used by the CPU to configure and control
 the device
 - Data registers -> used to read data from or send data to the I/O device


How does the CPU know how to address (registers of) I/O devices?

Addressing Using the System Bus



How does CPU reference Memory addresses?


Addressing Using the System Bus



How does CPU reference Memory addresses?

It puts the address of a byte of memory on the address bus

Addressing Using the System Bus




How does CPU reference Memory addresses?

It puts the address of a byte of memory on the address bus

It raises the **READ** signal on the control bus

Addressing Using the System Bus




How does CPU reference Memory addresses?

It puts the address of a byte of memory on the address bus

It raises the **READ** signal on the control bus

Eventually, the RAM replies with the memory content on the data bus

Addressing Using the System Bus



How does CPU reference Memory addresses?


It puts the address of a byte of memory on the address bus

It raises the **READ** signal on the control bus

Eventually, the RAM replies with the memory content on the data bus

How about I/O devices? How to distinguish between Memory and I/O devices?

Addressing Using the System Bus



How does CPU reference Memory addresses?

It puts the address of a byte of memory on the address bus

It raises the **READ** signal on the control bus

Eventually, the RAM replies with the memory content on the data bus

75

How about I/O devices? How to distinguish between Memory and I/O devices?

The control bus has a special line called "M/#IO" which asserts whether the CPU wants to talk to memory or an I/O device

CPU can talk to a device controller in 2 ways:

09/30/21 76

- CPU can talk to a device controller in 2 ways:
 - Port-mapped I/O → referencing controller's registers using a separate I/O address space

- CPU can talk to a device controller in 2 ways:
 - Port-mapped I/O → referencing controller's registers using a separate I/O address space
 - Memory-mapped I/O → mapping controller's registers to the same address space used for main memory

Port-Mapped I/O

- Each I/O device controller's register is mapped to a specific port (address)
- Requires special class of CPU instructions (e.g., IN/OUT)
 - The IN instruction reads from an I/O device, OUT writes
- When you use the IN or OUT instructions, the M/#IO is not asserted,
 so memory does not respond and the I/O chip does

Memory-Mapped I/O

- Memory-mapped I/O "wastes" some address space but doesn't need any special instruction
- To the CPU I/O device ports are just like normal memory addresses
- The CPU use MOV-like instructions to access I/O device registers
- In this way, the **M/#IO** is asserted indicating the address requested by the CPU refers to main memory

```
MOV DX,1234h
MOV AL,[DX] ;reads memory address 1234h (memory address space)
IN AL,DX ;reads I/O port 1234h (I/O address space)
```

Both put the value **1234h** on the CPU address bus, and both assert a **READ** operation on control bus

```
MOV DX,1234h
MOV AL,[DX] ; reads memory address 1234h (memory address space)
IN AL,DX ; reads I/O port 1234h (I/O address space)
```

The first one will assert **M/#IO** to indicate that the address belongs to memory address space

```
MOV DX,1234h
MOV AL,[DX] ;reads memory address 1234h (memory address space)
IN AL,DX ;reads I/O port 1234h (I/O address space)
```

The second one will **not** assert **M/#IO** to indicate that the address belongs to I/O address space

- Polling
 - CPU periodically checks for the I/O task status

Polling

• CPU periodically checks for the I/O task status

• Interrupt-driven

• CPU receives an interrupt from the controller (device or DMA) once the I/O task is done (either successfully or abnormally)

Polling

• CPU periodically checks for the I/O task status

Interrupt-driven

• CPU receives an interrupt from the controller (device or DMA) once the I/O task is done (either successfully or abnormally)

Programmed I/O

CPU does the actual work of moving data

Polling

• CPU periodically checks for the I/O task status

Interrupt-driven

• CPU receives an interrupt from the controller (device or DMA) once the I/O task is done (either successfully or abnormally)

Programmed I/O

CPU does the actual work of moving data

Direct Memory Access (DMA)

CPU delegates off the work to a dedicated DMA controller

Polling




- CPU periodically checks for the I/O task status
- Interrupt-driven
 - CPU receives an interrupt from the controller (device or DMA) once the I/O task is done (either successfully or abnormally)
- Programmed I/O
 - CPU does the actual work of moving data
- Direct Memory Access (DMA)
 - CPU delegates off the work to a dedicated DMA controller

- Polling
 - CPU periodically checks for the I/O task status
- Interrupt-driven
 - CPU receives an interrupt from the controller (device or DMA) once the I/O task is done (either successfully or abnormally)
- Programmed I/O


WHO?

- CPU does the actual work of moving data
- Direct Memory Access (DMA)
 - CPU delegates off the work to a dedicated DMA controller

How: Interrupt-driven I/O



Who: Direct Memory Access (DMA)



Overcome the limitation of Programmed I/O

Maybe wasteful to tie up the CPU transferring data in and out of registers one byte at a time

Useful for devices that transfer large quantities of data (such as disk controllers)

Typically, used in combination with interruptdriven I/O

Outline of this Lecture

- 1. Computer architecture review
- 2. HW support for OS functionalities and services
- 3. OS design and implementation

OS and Computer Architecture

• Basic OS functionalities (enabled by architectural features)

OS and Computer Architecture

- Basic OS functionalities (enabled by architectural features)
- What the OS can do is partially dictated by the underlying architecture

OS and Computer Architecture

- Basic OS functionalities (enabled by architectural features)
- What the OS can do is partially dictated by the underlying architecture
- Architectural support may significantly simplify or complicate the OS design

Architectural Features Enabling OS Services

OS Service	HW Support
Protection and Security	Kernel/user mode, protected instructions, base/limit registers
System calls	Trap instructions and interrupt vectors
Exception handling	Trap instructions and interrupt vectors
I/O operations	Trap instructions, interrupt vectors, and memory mapping
Scheduling	Timer
Synchronization	Atomic instructions
Virtual memory	Translation Look-aside Buffer (TLB)

Architectural Features Enabling OS Services

OS Service	HW Support
Protection and Security	Kernel/user mode, protected instructions, base/limit registers
System calls	Trap instructions and interrupt vectors
Exception handling	Trap instructions and interrupt vectors
I/O operations	Trap instructions, interrupt vectors, and memory mapping
Scheduling	Timer
Synchronization	Atomic instructions
Virtual memory	Translation Look-aside Buffer (TLB)

Privileged Instructions

- Some CPU instructions are more sensitive than others
 - MOV %eax, %ebx → move the content of the register ebx into eax
 - MOV %eax, [%ebx] → move the content of memory indexed by register ebx to eax
 - HLT → halt the system
 - INT X → generate interrupt X

Privileged Instructions

- Some CPU instructions are more sensitive than others
 - MOV %eax, %ebx → move the content of the register ebx into eax
 - MOV %eax, [%ebx] → move the content of memory indexed by register ebx to eax
 - HLT → halt the system
 - INT X → generate interrupt X

Privileged Instructions

- Some CPU instructions are more sensitive than others.
 - MOV %eax, %ebx → move the content of the register ebx into eax
 - MOV %eax, [%ebx] → move the content of memory indexed by register ebx to eax
 - HLT → halt the system
 - INT X → generate interrupt X

Idea: sensitive (privileged) instructions can be executed only by the OS

• 2 different "states" while executing CPU instructions

- 2 different "states" while executing CPU instructions
- Kernel mode is unrestricted:
 - The OS can perform any instruction (including privileged ones)

- 2 different "states" while executing CPU instructions
- Kernel mode is unrestricted:
 - The OS can perform any instruction (including privileged ones)
- User mode is restricted so that the user is **not** able to:
 - Address I/O (directly)
 - Manipulate the content of main memory
 - Halt the machine
 - Switch to kernel mode
 - etc.

- 2 different "states" while executing CPU instructions
- Kernel mode is unrestricted:
 - The OS can perform any instruction (including privileged ones)
- User mode is restricted so that the user is **not** able to:
 - Address I/O (directly)
 - Manipulate the content of main memory
 - Halt the machine
 - Switch to kernel mode
 - etc.

Implemented in HW!
A status bit stored in a protected CPU register
(0=kernel, 1=user)

Beyond Kernel vs. User Mode


• The underlying HW must support at least kernel and user mode

Beyond Kernel vs. User Mode

- The underlying HW must support at least kernel and user mode
- More fine-grained solutions are also possible


Beyond Kernel vs. User Mode

- The underlying HW must support at least kernel and user mode
- More fine-grained solutions are also possible
- Protection Rings
 - 4 different privilege levels {0, ..., 3}
 - Still implementable in HW (2 bits)




Memory Protection


- Architecture must provide support for the OS to:
 - Protect user programs from each other




- Architecture must provide support for the OS to:
 - Protect the OS from user programs




- The simplest technique is to have 2 dedicated registers
 - base → contains the starting valid memory address
 - limit → contains the last valid memory address



- The simplest technique is to have 2 dedicated registers
 - base → contains the starting valid memory address
 - limit → contains the last valid memory address
- The OS loads the base and limit registers upon program startup



- The simplest technique is to have 2 dedicated registers
 - base → contains the starting valid memory address
 - limit → contains the last valid memory address
- The OS loads the base and limit registers upon program startup
- The CPU checks each memory address referenced by user program falls between base and limit values



Architectural Features Enabling OS Services

OS Service	HW Support
Protection and Security	Kernel/user mode, protected instructions, base/limit registers
System calls	Trap instructions and interrupt vectors
Exception handling	Trap instructions and interrupt vectors
I/O operations	Trap instructions, interrupt vectors, and memory mapping
Scheduling	Timer
Synchronization	Atomic instructions
Virtual memory	Translation Look-aside Buffer (TLB)

• Privileged instructions cannot be executed in user mode directly

- Privileged instructions cannot be executed in user mode directly
- But programs running in user mode can ask the OS to perform some restricted operations on their behalf (in kernel mode)

- Privileged instructions cannot be executed in user mode directly
- But programs running in user mode can ask the OS to perform some restricted operations on their behalf (in kernel mode)
- For example, a user program may require to:
 - write data to a file stored on disk
 - send data over the network interface
 - etc.

- Privileged instructions cannot be executed in user mode directly
- But programs running in user mode can ask the OS to perform some restricted operations on their behalf (in kernel mode)
- For example, a user program may require to:
 - write data to a file stored on disk
 - send data over the network interface
 - etc.

Crossing protection boundaries using system calls

Exceptions and Interrupts

Exceptions

- software-generated
- e.g., program error like division by 0

Exceptions and Interrupts

Exceptions

- software-generated
- e.g., program error like division by 0


Interrupts


- hardware-generated (by external devices)
- e.g., I/O completion or timer interrupt on a multi-tasking system

TRAP


We will refer to **trap** as any event that causes switch to OS kernel mode

TRAP SYSTEM CALL (software trap) SW-initiated request an OS service the x86





User Programs-OS Interface



• OS procedures that execute privileged instructions (e.g., I/O)

- OS procedures that execute privileged instructions (e.g., I/O)
- Programming interface to the services provided by the OS

- OS procedures that execute privileged instructions (e.g., I/O)
- Programming interface to the services provided by the OS
- Typically written in a high-level language (C or C++)

- OS procedures that execute privileged instructions (e.g., I/O)
- Programming interface to the services provided by the OS
- Typically written in a high-level language (C or C++)
- Mostly accessed by programs via a high-level Application Programming Interface (API) rather than direct system call
 - GNU C Library (POSIX-based systems like UNIX, Linux, macOS)
 - Win32 API (Windows systems)
 - Java API (JVM)

System Calls: Categories

- 6 main categories of system calls:
 - Process control
 - File management
 - Device management
 - Information maintenance
 - Communications

System Calls: Categories

- 6 main categories of system calls:
 - Process control
 - File management
 - Device management
 - Information maintenance
 - Communications

System Calls: Process Control

 Include end, abort, load, execute, create process, terminate process, get/set process attributes, wait for time or event, signal event, and allocate and free memory

System Calls: Process Control

- Include end, abort, load, execute, create process, terminate process, get/set process attributes, wait for time or event, signal event, and allocate and free memory
- When one process pauses or stops, then another must be launched or resumed

System Calls: Process Control

- Include end, abort, load, execute, create process, terminate process, get/set process attributes, wait for time or event, signal event, and allocate and free memory
- When one process pauses or stops, then another must be launched or resumed
- When processes stop abnormally it may be necessary to provide core dumps and/or other diagnostic or recovery tools

System Calls: Categories

- 6 main categories of system calls:
 - Process control
 - File management
 - Device management
 - Information maintenance
 - Communications

System Calls: File Management

• Include create file, delete file, open, close, read, write, reposition, get file attributes, and set file attributes

System Calls: File Management

- Include create file, delete file, open, close, read, write, reposition, get file attributes, and set file attributes
- These operations may also be supported for directories as well as ordinary files

System Calls: File Management

- Include create file, delete file, open, close, read, write, reposition, get file attributes, and set file attributes
- These operations may also be supported for directories as well as ordinary files
- The actual directory structure may be implemented using ordinary files on the file system, or through other means (more on this later)

System Calls: Categories

- 6 main categories of system calls:
 - Process control
 - File management
 - Device management
 - Information maintenance
 - Communications

System Calls: Device Management

• Include request device, release device, read, write, reposition, get/set device attributes, and logically attach or detach devices

System Calls: Device Management

- Include request device, release device, read, write, reposition, get/set device attributes, and logically attach or detach devices
- Devices may be physical (e.g., disk drives), or virtual/abstract (e.g., files, partitions, and RAM disks)

System Calls: Device Management

- Include request device, release device, read, write, reposition, get/set device attributes, and logically attach or detach devices
- Devices may be physical (e.g., disk drives), or virtual/abstract (e.g., files, partitions, and RAM disks)
- Some systems represent devices as special files in the file system, so that accessing the "file" calls upon the appropriate OS device driver
 - e.g., the /dev directory on any UNIX system

System Calls: Categories

- 6 main categories of system calls:
 - Process control
 - File management
 - Device management
 - Information maintenance
 - Communications

System Calls: Information Maintenance

 Include calls to get/set the time, date, system data, and process, file, or device attributes

System Calls: Information Maintenance

- Include calls to get/set the time, date, system data, and process, file, or device attributes
- Systems may also provide the ability to dump memory at any time

System Calls: Information Maintenance

- Include calls to get/set the time, date, system data, and process, file, or device attributes
- Systems may also provide the ability to dump memory at any time
- Single step programs pausing execution after each instruction, and tracing the operation of programs (debugging)

System Calls: Categories

- 6 main categories of system calls:
 - Process control
 - File management
 - Device management
 - Information maintenance
 - Communications

System Calls: Communication

• Include create/delete communication connection, send/receive messages, transfer status information, and attach/detach remote devices

System Calls: Communication

- Include create/delete communication connection, send/receive messages, transfer status information, and attach/detach remote devices
- 2 models of communication:
 - message passing
 - shared memory

Communication: Message Passing

- The message passing model must support calls to:
 - Identify a remote process and/or host with which communicate to
 - Establish a connection between the two processes
 - Open and close the connection as needed
 - Transmit messages along the connection
 - Wait for incoming messages, in either a blocking or non-blocking state
 - Delete the connection when no longer needed

Communication: Message Passing

- The message passing model must support calls to:
 - Identify a remote process and/or host with which communicate to
 - Establish a connection between the two processes
 - Open and close the connection as needed
 - Transmit messages along the connection
 - Wait for incoming messages, in either a blocking or non-blocking state
 - Delete the connection when no longer needed

Simpler and easier (particularly for inter-computer communications) and generally appropriate for small amounts of data

Communication: Shared Memory

- The **shared memory** model must support calls to:
 - Create and access memory that is shared amongst processes (and threads)
 - Provide locking mechanisms restricting simultaneous access
 - Free up shared memory and/or dynamically allocate it as needed

Communication: Shared Memory

- The **shared memory** model must support calls to:
 - Create and access memory that is shared amongst processes (and threads)
 - Provide locking mechanisms restricting simultaneous access
 - Free up shared memory and/or dynamically allocate it as needed

Faster and generally the better approach where large amounts of data are to be shared

Ideal when most processes need to read data rather than write

 Provides mechanisms for controlling which users/processes have access to which system resources

- Provides mechanisms for controlling which users/processes have access to which system resources
- System calls allow the access mechanisms to be adjusted as needed

- Provides mechanisms for controlling which users/processes have access to which system resources
- System calls allow the access mechanisms to be adjusted as needed
- Non-priveleged users may temporarily be granted elevated access permissions under specific circumstances

- Provides mechanisms for controlling which users/processes have access to which system resources
- System calls allow the access mechanisms to be adjusted as needed
- Non-priveleged users may temporarily be granted elevated access permissions under specific circumstances
- Crucial in the age of ubiquitous network connectivity

The Anatomy of a System Call

System Call: read (C Library)

EXAMPLE OF STANDARD API

As an example of a standard API, consider the read() function that is available in UNIX and Linux systems. The API for this function is obtained from the man page by invoking the command

man read

on the command line. A description of this API appears below:


```
#include <unistd.h>
ssize_t read(int fd, void *buf, size_t count)

return function parameters
value name
```


A program that uses the read() function must include the unistd.h header file, as this file defines the ssize_t and size_t data types (among other things). The parameters passed to read() are as follows:

- int fd—the file descriptor to be read
- void *buf—a buffer into which the data will be read
- size_t count—the maximum number of bytes to be read into the buffer

On a successful read, the number of bytes read is returned. A return value of 0 indicates end of file. If an error occurs, read() returns –1.




The caller (user program) doesn't have to know how the system call is implemented




The caller (user program) doesn't have to know how the system call is implemented

Most of the details are hidden by the API



The caller (user program) doesn't have to know how the system call is implemented

Most of the details are hidden by the API



The caller must only obey to the API (know the input arguments and the expected output from the OS)

```
int main() {
    ...
    int nRead = read(fd, buf, count);
    ...
}
```

C library's **read** function call

```
int main() {
    ...
    int nRead = read(fd, buf, count);
    ...
}

...
MOV %eax, $sys_read
INT $0x80
...
```


C library's **read** function call

store the number which uniquely identifies the system call requested

A trap jumps to the interrupt vector table (IVT) in the OS kernel


```
int main() {
     ...
     int nRead = read(fd, buf, count);
     ...
}

...
MOV %eax, $sys_read
INT $0x80
...
```




```
int main() {
    ...
    int nRead = read(fd, buf, count);
    ...
}

...
MOV %eax, $sys_read
INT $0x80
...
```




```
int main() {
    ...
    int nRead = read(fd, buf, count);
    ...
}

...
MOV %eax, $sys_read
INT $0x80
...
```



```
int main() {
    ...
    int nRead = read(fd, buf, count);
    ...
}

...
MOV %eax, $sys_read
INT $0x80
...
```



System Call Handler

• The trap caused by system call invokation makes the CPU switch from user to kernel mode

System Call Handler

- The trap caused by system call invokation makes the CPU switch from user to kernel mode
- The **system call handler** is responsible for:
 - saving the status of user-mode computation on dedicated registers
 - finding and jumping to the correct routine for that trap (e.g., sys_read())
 - restoring user-mode program's state upon the service routine is done (e.g., **IRET** privileged instruction)

• Often, more information is required than simply the identifier of the desired system call

- Often, more information is required than simply the identifier of the desired system call
- 3 methods used to pass parameters to the OS
 - Store parameters in registers (may be more parameters than registers)

- Often, more information is required than simply the identifier of the desired system call
- 3 methods used to pass parameters to the OS
 - Store parameters in registers (may be more parameters than registers)
 - Store parameters in a **block** or table in a dedicated area of memory, and address of block passed as a parameter in a register (Linux and Solaris)


- Often, more information is required than simply the identifier of the desired system call
- 3 methods used to pass parameters to the OS
 - Store parameters in registers (may be more parameters than registers)
 - Store parameters in a **block** or table in a dedicated area of memory, and address of block passed as a parameter in a register (Linux and Solaris)
 - Parameters pushed onto the **stack** by the program and popped off the stack by the OS (more complex due to different address spaces!)

- Often, more information is required than simply the identifier of the desired system call
- 3 methods used to pass parameters to the OS
 - Store parameters in registers (may be more parameters than registers)
 - Store parameters in a **block** or table in a dedicated area of memory, and address of block passed as a parameter in a register (Linux and Solaris)
 - Parameters pushed onto the **stack** by the program and popped off the stack by the OS (more complex due to different address spaces!)


Block and stack methods do not limit the number or length of parameters being passed

175


Parameter Passing via Table



Blocking vs. Non-Blocking I/O



Blocking vs. Non-Blocking I/O



NOTE

In a multi-programming and multi-tasking system, blocking I/O will not leave the CPU idle until I/O task is completed!

In fact, the CPU will schedule another (ready) process to take over

System Calls: Windows vs. UNIX APIs

EXAMPLES OF WINDOWS AND UNIX SYSTEM CALLS

The following illustrates various equivalent system calls for Windows and UNIX operating systems.

	Windows	Unix
Process control	<pre>CreateProcess() ExitProcess() WaitForSingleObject()</pre>	<pre>fork() exit() wait()</pre>
File management	<pre>CreateFile() ReadFile() WriteFile() CloseHandle()</pre>	<pre>open() read() write() close()</pre>
Device management	<pre>SetConsoleMode() ReadConsole() WriteConsole()</pre>	<pre>ioctl() read() write()</pre>
Information maintenance	<pre>GetCurrentProcessID() SetTimer() Sleep()</pre>	<pre>getpid() alarm() sleep()</pre>
Communications	<pre>CreatePipe() CreateFileMapping() MapViewOfFile()</pre>	<pre>pipe() shm_open() mmap()</pre>
Protection	<pre>SetFileSecurity() InitlializeSecurityDescriptor() SetSecurityDescriptorGroup()</pre>	chmod() umask() chown()

Architectural Features Enabling OS Services

OS Service	HW Support	
Protection and Security	Kernel/user mode, protected instructions, base/limit registers	
System calls	Trap instructions and interrupt vectors	
Exception handling	Trap instructions and interrupt vectors	
I/O operations	Trap instructions, interrupt vectors, and memory mapping	
Scheduling	Timer	
Synchronization	Atomic instructions	
Virtual memory	Translation Look-aside Buffer (TLB)	

09/30/21

• Hardware facility to enable CPU scheduling

- Hardware facility to enable CPU scheduling
- It is just a clock which marks the time of the day

- Hardware facility to enable CPU scheduling
- It is just a clock which marks the time of the day
- In multi-tasking systems, allows the CPU not to be monopolized by "selfish" processes

- Hardware facility to enable CPU scheduling
- It is just a clock which marks the time of the day
- In multi-tasking systems, allows the CPU not to be monopolized by "selfish" processes
- The timer generates an interrupt every, say, 100 microseconds

- Hardware facility to enable CPU scheduling
- It is just a clock which marks the time of the day
- In multi-tasking systems, allows the CPU not to be monopolized by "selfish" processes
- The timer generates an interrupt every, say, 100 microseconds
- At each timer interrupt, the CPU scheduler takes over and decides which process to execute next

Atomic Instructions

• Interrupts may occur at any time and interfere with running processes

Atomic Instructions

- Interrupts may occur at any time and interfere with running processes
- OS must be able to synchronize the activities of cooperating, concurrent processes

Atomic Instructions

- Interrupts may occur at any time and interfere with running processes
- OS must be able to synchronize the activities of cooperating, concurrent processes
- Hardware must ensure that short sequences of instructions (e.g., read-modify-write) are executed **atomically** by either:
 - Disabling interrupts before the sequence and re-enable them afterwards or
 - Special instructions that are natively executed atomically

Architectural Features Enabling OS Services

OS Service	HW Support
Protection and Security	Kernel/user mode, protected instructions, base/limit registers
System calls	Trap instructions and interrupt vectors
Exception handling	Trap instructions and interrupt vectors
I/O operations	Trap instructions, interrupt vectors, and memory mapping
Scheduling	Timer
Synchronization	Atomic instructions
Virtual memory	Translation Look-aside Buffer (TLB)

• It is an abstraction (of the actual, physical main memory)

- It is an abstraction (of the actual, physical main memory)
- It gives each process the illusion that physical memory is just a contiguous address space (virtual address space)


- It is an abstraction (of the actual, physical main memory)
- It gives each process the illusion that physical memory is just a contiguous address space (virtual address space)
- It allows to run programs without them being entirely loaded in main memory
 - They are entirely loaded in virtual memory, though!

- It is an abstraction (of the actual, physical main memory)
- It gives each process the illusion that physical memory is just a contiguous address space (virtual address space)
- It allows to run programs without them being entirely loaded in main memory
 - They are entirely loaded in virtual memory, though!
- Implemented both in HW (MMU) and SW (OS)
 - MMU is responsible for translating virtual addresses into physical ones
- OS is responsible for managing virtual address spaces

Virtual vs. Physical Address Space

- On a 64 bit system the CPU is able to address 2^{64} bytes = 16 exbibytes (EiB)
- Virtual address space ranges from 0 to $2^{64} 1$
- This is about a billion times more than main memory capacity currently available!
- Virtual address space is typically divided into contiguous blocks of the same size (e.g., 4 KiB), called **pages**
- Pages which are not loaded in main memory are stored on disk

Virtual vs. Physical Address Space



Memory Management Unit (MMU)

 Maps virtual addresses to physical ones through a page table managed by the OS

Memory Management Unit (MMU)

- Maps virtual addresses to physical ones through a page table managed by the OS
- Uses a cache called **Translation Look-aside Buffer** (TLB) with "recent mappings" for quicker lookups

Memory Management Unit (MMU)

- Maps virtual addresses to physical ones through a page table managed by the OS
- Uses a cache called **Translation Look-aside Buffer** (TLB) with "recent mappings" for quicker lookups
- The OS must be aware of which pages are loaded in main memory and which ones are on disk

Outline of this Lecture

- 1. Computer architecture review
- 2. HW support for OS functionalities and services
- 3. OS design and implementation

Design Goals

• The internal structure of different OSs can vary widely

Design Goals

- The internal structure of different OSs can vary widely
- User vs. System goals
 - easy to use vs. easy to design/implement

Design Goals

- The internal structure of different OSs can vary widely
- User vs. System goals
 - easy to use vs. easy to design/implement
- It is crucial to separate policies from mechanisms
 - policy → what will be done
 - mechanism → how to do it

Policy vs. Mechanism

- Decoupling policy logic from the underlying mechanism is a general design principle in computer science, as it improves system's:
 - flexibility -> addition and modification of policies can be easily supported
 - reusability -> existing mechanisms can be reused for implementing new policies
 - stability -> adding a new policy doesn't necessarily destabilize the system

Policy vs. Mechanism

- Decoupling policy logic from the underlying mechanism is a general design principle in computer science, as it improves system's:
 - flexibility -> addition and modification of policies can be easily supported
 - reusability -> existing mechanisms can be reused for implementing new policies
 - stability → adding a new policy doesn't necessarily destabilize the system
- Policy changes can be easily adjusted without re-writing the code

OS Implementation

- Early OSs developed in assembly language,
 - PRO → direct control over the HW (high efficiency)
 - CON → bound to a specific HW (low portability)

OS Implementation

- Early OSs developed in assembly language,
 - PRO → direct control over the HW (high efficiency)
 - CON → bound to a specific HW (low portability)
- Today, a mixture of languages:
 - Lowest levels in assembly
 - Main body in C
 - Systems programs in C, C++, scripting languages like PERL, Python, etc.

OS Structure

• OS should be partitioned into separate subsystems, each with carefully defined tasks, inputs, outputs, and performance characteristics


OS Structure

- OS should be partitioned into separate subsystems, each with carefully defined tasks, inputs, outputs, and performance characteristics
- Various ways to structure an operating system:
 - Simple → MS-DOS
 - Complex → UNIX
 - Layered → MULTICS
 - Microkernel → Mach

MS-DOS Structure: Simple Structure

No modular subsystems at all!

No separation between user and kernel mode




MS-DOS Structure: Simple Structure

No modular subsystems at all!

No separation between user and kernel mode

PROs: easy to implement


CONs: rigidity, security



UNIX Structure: Traditional Monolithic Kernel

Essentially, one huge piece of software with all services living in the same address space as one big process

Most of modern OSs are variant of this traditional monolithic structure




UNIX Structure: Traditional Monolithic Kernel

Essentially, one huge piece of software with all services living in the same address space as one big process

Most of modern OSs are variant of this traditional monolithic structure

PROs: efficiency, easy to implement


CONs: rigidity, security



Layered Structure

The OS is divided into N layers (HW = layer 0)

Each layer L uses the functionalities implemented by the layer L-1 to expose new functionalities to layer L+1




Layered Structure

The OS is divided into N layers (HW = layer 0)

Each layer L uses the functionalities implemented by the layer L-1 to expose new functionalities to layer L+1

PROs: modularity, portability, easy to debug

CONs: communication overhead, extra copy




Microkernel Structure

The opposite approach of monolithic

The kernel just contains very basic functionalities, everything else which is still logically part of the OS runs in user mode

Policy (user mode) vs. mechanism (microkernel) separation



Microkernel Structure


The opposite approach of monolithic

The kernel just contains very basic functionalities, everything else which is still logically part of the OS runs in user mode

Policy (user mode) vs. mechanism (microkernel) separation

PROs: security, reliability, extendibility

CONs: efficiency (message passing)



Loadable Kernel Modules (LKMs)

- Many modern OSs use loadable kernel modules (LKMs)
 - Uses object-oriented approach
 - Each core component is separate
 - Each talks to the others over known interfaces
 - Each is loadable as needed within the kernel (i.e., in kernel space)
- Similar to layered structure but more flexible

Monolithic vs. Microkernel: Hybrid Trade-off

- Try to get the best out of both approaches
 - combining multiple approaches to address performance, security, usability needs
- Linux and Solaris: monolithic + LKMs (i.e., modular monolithic)
- Windows NT: mostly monolithic + microkernel for different subsystems
- Apple Mac OS X: monolithic (BSD UNIX) + microkernel (Mach) + LKMs

• Architecture support is key to OS design

- Architecture support is key to OS design
- Most of the services provided by the OS to the applications rely on specific HW features

- Architecture support is key to OS design
- Most of the services provided by the OS to the applications rely on specific HW features
- The OS is tightly coupled to the HW of the host machine

09/30/21 221

- Architecture support is key to OS design
- Most of the services provided by the OS to the applications rely on specific HW features
- The OS is tightly coupled to the HW of the host machine
- Several approaches to OS design and implementation

- Architecture support is key to OS design
- Most of the services provided by the OS to the applications rely on specific HW features
- The OS is tightly coupled to the HW of the host machine
- Several approaches to OS design and implementation
- Advice: Keep your Computer Architecture book at hand!