# Systems and Networking – Unit I

B.Sc. in Applied Computer Science and Artificial Intelligence 2021-2022

#### Gabriele Tolomei

Department of Computer Science Sapienza Università di Roma

tolomei@di.uniroma1.it



### Paging + Segmentation

- Paging (OS' view of memory)
  - Divide memory into fixed-size pages and map them to physical frames
- Segmentation (compiler's view of memory)
  - Divide process into logical segments (e.g., code, data, stack, heap)
- Combine paging with segmentation to get the best of both worlds
  - Segmented Paging

### Paging + Segmentation

- Paging (OS' view of memory)
  - Divide memory into fixed-size pages and map them to physical frames
- Segmentation (compiler's view of memory)
  - Divide process into logical segments (e.g., code, data, stack, heap)
- Combine paging with segmentation to get the best of both worlds
  - Segmented Paging

So far, the entire virtual address space of a process was assumed to fit and be all in memory

### Virtual Memory

• In practice, most real processes do not need all their pages loaded in memory, or at least not all at once, e.g.,:

### Virtual Memory

- In practice, most real processes do not need all their pages loaded in memory, or at least not all at once, e.g.,:
  - Error handling code is not needed unless that specific error occurs, some of which are quite rare
  - Arrays are often over-sized for worst-case scenarios, and only a small fraction of the arrays is actually used in practice
  - Some features of certain programs are rarely used

### Virtual Memory

- In practice, most real processes do not need all their pages loaded in memory, or at least not all at once, e.g.,:
  - Error handling code is not needed unless that specific error occurs, some of which are quite rare
  - Arrays are often over-sized for worst-case scenarios, and only a small fraction of the arrays is actually used in practice
  - Some features of certain programs are rarely used

Virtual Memory uses backing storage (i.e., disk) to store unused pages and give the illusion of infinite virtual address space


• The ability to load only the portions of processes that are actually needed (and only when needed) from disk has several benefits:

- The ability to load only the portions of processes that are actually needed (and only when needed) from disk has several benefits:
  - Programs could be written for a much larger address space than physically exists on the computer

- The ability to load only the portions of processes that are actually needed (and only when needed) from disk has several benefits:
  - Programs could be written for a much larger address space than physically exists on the computer
  - More memory is left for other programs, improving CPU utilization

- The ability to load only the portions of processes that are actually needed (and only when needed) from disk has several benefits:
  - Programs could be written for a much larger address space than physically exists on the computer
  - More memory is left for other programs, improving CPU utilization
  - Less I/O is needed for swapping processes in and out of memory, speeding things up

#### Virtual Memory: The Big Picture




At any given time, each page can be:

in memory (physical frame)

on backing store (disk)

### Virtual Memory: The Big Picture

virtual memory can be much larger than physical memory




At any given time, each page can be:

in memory (physical frame)


on backing store (disk)

#### The Sparseness of Virtual Address Space



Typically, virtual address space is highly sparse

#### The Sparseness of Virtual Address Space



Typically, virtual address space is highly sparse

A lot of virtual memory addresses remain unreferenced

• Use the memory as a cache for the disk

- Use the memory as a cache for the disk
- The page table must also indicate if the page is on disk or in memory (just using a single invalid bit)

- Use the memory as a cache for the disk
- The page table must also indicate if the page is on disk or in memory (just using a single invalid bit)
- Once the page is loaded from disk to memory, the OS updates the corresponding entry of the page table along with the valid bit

- Use the memory as a cache for the disk
- The page table must also indicate if the page is on disk or in memory (just using a single invalid bit)
- Once the page is loaded from disk to memory, the OS updates the corresponding entry of the page table along with the valid bit
- Remember: access to disk is extremely slower than access to memory

- Use the memory as a cache for the disk
- The page table must also indicate if the page is on disk or in memory (just using a single invalid bit)
- Once the page is loaded from disk to memory, the OS updates the corresponding entry of the page table along with the valid bit
- Remember: access to disk is extremely slower than access to memory
- Therefore, memory accesses must reference pages that are in memory with high probability


• The 90÷10 rule claims that on a particular time frame, most of the memory references made by a process is around a small "area"

- The 90÷10 rule claims that on a particular time frame, most of the memory references made by a process is around a small "area"
- We call this area as the working set of the process


- The 90÷10 rule claims that on a particular time frame, most of the memory references made by a process is around a small "area"
- We call this area as the working set of the process
- Since the working set is fairly small compared to the whole virtual address space, it will likely fit in memory

- The 90÷10 rule claims that on a particular time frame, most of the memory references made by a process is around a small "area"
- We call this area as the working set of the process
- Since the working set is fairly small compared to the whole virtual address space, it will likely fit in memory
- Of course, during the lifetime of a process its working set may change (i.e., a process may eventually refer *all* of its virtual address space)

- The 90÷10 rule claims that on a particular time frame, most of the memory references made by a process is around a small "area"
- We call this area as the working set of the process
- Since the working set is fairly small compared to the whole virtual address space, it will likely fit in memory
- Of course, during the lifetime of a process its working set may change (i.e., a process may eventually refer *all* of its virtual address space)
- But in a reasonably small time frame, the working set stays the same




At each logical memory reference, a page table lookup is performed as usual



At each logical memory reference, a page table lookup is performed as usual


In the page table, the valid-invalid bit is checked for the corresponding entry



At each logical memory reference, a page table lookup is performed as usual

In the page table, the valid-invalid bit is checked for the corresponding entry

If the bit is set to I it means the page entry is valid (i.e., the requested page is in memory)




At each logical memory reference, a page table lookup is performed as usual


In the page table, the valid-invalid bit is checked for the corresponding entry

If the bit is set to I it means the page entry is valid (i.e., the requested page is in memory)


Otherwise, a page fault trap occurs, and the page has to be loaded (i.e., fetched) from disk

I.The memory address is first checked, to see if it is legitimate






- I.The memory address is first checked, to see if it is legitimate
- 2. If the address is legitimate the page must be fetched from disk




- I.The memory address is first checked, to see if it is legitimate
- 2. If the address is legitimate the page must be fetched from disk
- 3. A free frame is located, possibly from a free-frame list (the OS might need to pick a frame to unload if all memory is full)

31




- I.The memory address is first checked, to see if it is legitimate
- 2. If the address is legitimate the page must be fetched from disk
- 3. A free frame is located, possibly from a free-frame list (the OS might need to pick a frame to unload if all memory is full)
- **4.** A disk operation is scheduled to bring in the necessary page from disk (this will block the process on an I/O wait, allowing some other process to run)

32



- I.The memory address is first checked, to see if it is legitimate
- 2. If the address is legitimate the page must be fetched from disk
- 3. A free frame is located, possibly from a free-frame list (the OS might need to pick a frame to unload if all memory is full)
- **4.** A disk operation is scheduled to bring in the necessary page from disk (this will block the process on an I/O wait, allowing some other process to run)
- 5. When the I/O operation is complete, the process's page table is updated with the new frame number, and the bit is set to valid

33



- I.The memory address is first checked, to see if it is legitimate
- 2. If the address is legitimate the page must be fetched from disk
- 3. A free frame is located, possibly from a free-frame list (the OS might need to pick a frame to unload if all memory is full)
- **4.** A disk operation is scheduled to bring in the necessary page from disk (this will block the process on an I/O wait, allowing some other process to run)
- 5. When the I/O operation is complete, the process's page table is updated with the new frame number, and the bit is set to valid
- 6. The current process gets interrupted and the instruction that caused the page fault must be restarted from the beginning

#### Page Fault Handling: TLB Hit

• The TLB also uses the valid bit to indicate the fact that the page is in main memory

#### Page Fault Handling: TLB Hit

- The TLB also uses the valid bit to indicate the fact that the page is in main memory
- If we get a TLB hit but the frame is not actually in main memory, we have to go fetch the page from disk anyway!

- The TLB also uses the valid bit to indicate the fact that the page is in main memory
- If we get a TLB hit but the frame is not actually in main memory, we have to go fetch the page from disk anyway!
- TLB hit means the requested page entry is in the cache and the referenced frame is also in memory

37

• If the requested page is not in the cache (TLB miss) but it is in memory:

- If the requested page is not in the cache (TLB miss) but it is in memory:
  - The OS picks a TLB entry to replace and fills it with the new entry

- If the requested page is not in the cache (TLB miss) but it is in memory:
  - The OS picks a TLB entry to replace and fills it with the new entry
- If the requested page is not in the cache (TLB miss) and it is not even in memory (i.e., it is sitting on disk):

- If the requested page is not in the cache (TLB miss) but it is in memory:
  - The OS picks a TLB entry to replace and fills it with the new entry
- If the requested page is not in the cache (TLB miss) and it is not even in memory (i.e., it is sitting on disk):
  - The OS picks a TLB entry to replace and fills it with the new entry as follows
    - invalidates the TLB entry
    - performs page fault trap operations
    - updates the TLB entry
    - restarts the faulting instruction

# Page Fault Handling: Faulty Address

• How does the OS figure out which page generated the fault?

#### Page Fault Handling: Faulty Address

- How does the OS figure out which page generated the fault?
- Architecture-dependent:
  - x86: hardware saves the virtual address that caused the fault (CR2 register)
  - On some platforms, OS gets only address of faulting instruction, must simulate the instruction and try every address to find the one that generated the fault

• Transparently restarting process execution after a page fault is tricky, since the fault may have occurred in the middle of an instruction

- Transparently restarting process execution after a page fault is tricky, since the fault may have occurred in the middle of an instruction
- To restart (from scratch) a faulty instruction the OS needs hardware support for saving:
  - The faulting instruction
  - The CPU state

• idempotent vs. non-idempotent instructions

11/24/21 46

- idempotent vs. non-idempotent instructions
- idempotent → just restart the faulting instruction (hardware saves instruction address during page fault)

- idempotent vs. non-idempotent instructions
- idempotent → just restart the faulting instruction (hardware saves instruction address during page fault)
- non-idempotent 

  much more difficult to restart
  - MOV [%R1], +(%R2) → increment the value of R2 and store it to memory address in R1
  - What if memory address [%R1] causes the page fault?
  - Cannot naively redo the instruction from scratch, otherwise R2 gets incremented twice

- Even harder when using instructions that are not easily undoable
  - E.g., instructions that are used to move a block of memory at once
  - The block may span multiple pages: some of them can be in memory while some others not
  - Pages that are in memory can be changed meanwhile a page fault occurs

- Even harder when using instructions that are not easily undoable
  - E.g., instructions that are used to move a block of memory at once
  - The block may span multiple pages: some of them can be in memory while some others not
  - Pages that are in memory can be changed meanwhile a page fault occurs

How to unwind those complicated side-effects?

50

- Even harder when using instructions that are not easily undoable
  - E.g., instructions that are used to move a block of memory at once
  - The block may span multiple pages: some of them can be in memory while some others not
  - Pages that are in memory can be changed meanwhile a page fault occurs

How to unwind those complicated side-effects?

Make sure all the addresses within the block to be transferred are in memory before starting executing the instruction

- Theoretically, a page fault may occur at each process instruction
  - A process may reference addresses belonging to different page at each step

52

- Theoretically, a page fault may occur at each process instruction
  - A process may reference addresses belonging to different page at each step
- Luckily, processes usually exhibit so-called locality of reference

53

- Theoretically, a page fault may occur at each process instruction
  - A process may reference addresses belonging to different page at each step
- Luckily, processes usually exhibit so-called locality of reference
  - temporal → if a process accesses an item in memory, it will tend to reference the same item again soon

- Theoretically, a page fault may occur at each process instruction
  - A process may reference addresses belonging to different page at each step
- Luckily, processes usually exhibit so-called locality of reference
  - temporal → if a process accesses an item in memory, it will tend to reference the same item again soon
  - spatial → if a process accesses an item in memory, it will tend to reference a close item again soon

55

- Theoretically, a page fault may occur at each process instruction
  - A process may reference addresses belonging to different page at each step
- Luckily, processes usually exhibit so-called locality of reference
  - temporal → if a process accesses an item in memory, it will tend to reference the same item again soon
  - spatial → if a process accesses an item in memory, it will tend to reference a close item again soon
- Still, an overhead must be paid every time a page fault occurs as the OS needs to interact with slower disk

 $t_{MA}$  = physical memory access time  $t_{FAULT}$  = time to handle a page fault  $p \in [0, 1]$  = probability of page fault  $t_{ACCESS}$  = effective time for each memory reference

$$t_{ACCESS} = (1 - p) * t_{MA} + p * t_{FAULT}$$

Let's assume:  $t_{MA} = 100$  nsec and  $t_{FAULT} = 20$  msec = 20,000,000 nsec

$$t_{ACCESS} = (1 - p) * 100 + p * 20,000,000$$

 $t_{MA}$  = physical memory access time  $t_{FAULT}$  = time to handle a page fault  $p \in [0, 1]$  = probability of page fault  $t_{ACCESS}$  = effective time for each memory reference

$$t_{ACCESS} = (1 - p) * t_{MA} + p * t_{FAULT}$$

Let's assume:  $t_{MA} = 100$  nsec and  $t_{FAULT} = 20$  msec = 20,000,000 nsec

$$t_{ACCESS} = (1 - p) * 100 + p * 20,000,000$$

This heavily depends on p!

$$t_{ACCESS} = (1 - p) * 100 + p * 20,000,000$$

What if only I every I,000 memory references causes a page fault (i.e., p = 0.001)

59

$$t_{ACCESS} = (1 - p) * 100 + p * 20,000,000$$

What if only I every I,000 memory references causes a page fault (i.e., p = 0.001)

The access time increases from just 100 nsec up to ~20.1 microsec

200 times slowdown factor

$$t_{ACCESS} = (1 - p) * 100 + p * 20,000,000$$

What if we want the time access to be at most 10% slower than basic memory access?

$$t_{ACCESS} = (1 - p) * 100 + p * 20,000,000$$

What if we want the time access to be at most 10% slower than basic memory access?

We have to solve for p the following equation:

$$1.1 * 100 = (1 - p) * 100 + p * 20,000,000$$

$$t_{ACCESS} = (1 - p) * 100 + p * 20,000,000$$

What if we want the time access to be at most 10% slower than basic memory access?

We have to solve for p the following equation:

$$1.1 * 100 = (1 - p) * 100 + p * 20,000,000$$

$$1.1 * 100 = 100 - 100p + 20,000,000p =$$
  
 $19,999,900p = 110 - 100 =$ 

To achieve that goal, we can tolerate at most I page fault every about 2 million accesses!

$$p = \frac{10}{19,999,900} = \frac{1}{1,999,990} \approx 0,0000005 = 5 * 10^{-7}$$

More generally, given  $t_{MA}$ ,  $t_{FAULT}$ , and a threshold  $\varepsilon > 0$  if we want to find p s.t.:

$$t_{ACCESS} = (1 + \epsilon) * t_{MA}$$

We substitute  $t_{ACCESS}$  and solve for p the resulting equation:

$$(1-p) * t_{MA} + p * t_{FAULT} = (1+\epsilon) * t_{MA} = t_{MA} - p * t_{MA} + p * t_{FAULT} = t_{MA} + \epsilon * t_{MA}$$
  
 $p(t_{FAULT} - t_{MA}) = \epsilon * t_{MA} = t_{MA}$ 

$$p = \frac{\epsilon * t_{MA}}{t_{FAULT} - t_{MA}}$$

#### Virtual Memory: Considerations

 So far, we have described how the OS (with the support of HW) manages page faults

#### Virtual Memory: Considerations

- So far, we have described how the OS (with the support of HW) manages page faults
- Still, the OS has to answer 2 fundamental questions:
  - When to load process' pages into main memory (page fetching)
  - Which page to remove from memory if this gets filled (page replacement)

# Page Fetching Goals

- The overall goal is still to make physical memory look larger than it is
- Exploiting the locality reference of programs
- Keep in memory only those pages that is being used
- Keep on disk those pages that are unused
- Ideally, producing a memory system with the performance of main memory and the cost/capacity of disk!

3 page fetching strategies

3 page fetching strategies

#### Startup

This is a special case where all the pages of the process are loaded at once

virtual address space cannot be larger than physical memory

3 page fetching strategies

#### Startup

This is a special case where all the pages of the process are loaded at once

virtual address space cannot be larger than physical memory

#### Overlays

Let the programmer says when pages are loaded/ removed

virtual address space can be larger than physical memory but hard and error-prone

3 page fetching strategies

#### Startup

This is a special case where all the pages of the process are loaded at once

virtual address space cannot be larger than physical memory

#### Overlays

Let the programmer says when pages are loaded/ removed

virtual address space can be larger than physical memory but hard and error-prone

#### **Demand**

Process tells the OS when it needs a page

The OS manages page requests

3 page fetching strategies

#### Startup

This is a special case where all the pages of the process are loaded at once

virtual address space cannot be larger than physical memory

#### Overlays

Let the programmer says when pages are loaded/ removed

virtual address space can be larger than physical memory but hard and error-prone

#### **Demand**

Process tells the OS when it needs a page


The OS manages page requests

Most modern OSs use demand fetching


# (Pure) Demand Paging

- When a process starts up, none of its pages are loaded
- Rather, a page is swapped in only when the process references it (upon a page fault)
- This is termed a lazy swapper or pager
- Opposite of loading all the pages at process startup!

73




The pager guesses when pages will be needed and load them ahead of time



The pager guesses when pages will be needed and load them ahead of time

Trying to avoid page faults




The pager guesses when pages will be needed and load them ahead of time

Trying to avoid page faults

Requires predicting the future  $\rightarrow$  very hard!

11/24/21 76



The pager guesses when pages will be needed and load them ahead of time

Trying to avoid page faults

Requires predicting the future  $\rightarrow$  very hard!

Possible approach: upon page fault, load many pages instead of only the faulty one

works if program accesses memory sequentially

 A portion of the disk reserved for storing pages that are evicted from memory

- A portion of the disk reserved for storing pages that are evicted from memory
- May be not part of the actual disk file system

- A portion of the disk reserved for storing pages that are evicted from memory
- May be not part of the actual disk file system
- On Linux there exists a dedicated swap partition (on disk)
  - no actual files are stored in that partition

- A portion of the disk reserved for storing pages that are evicted from memory
- May be not part of the actual disk file system
- On Linux there exists a dedicated swap partition (on disk)
  - no actual files are stored in that partition
- On Mac, instead, swap space is part of the file system
  - swapfiles

#### Swap Out

• When a page needs to be swapped out, it will be generally copied to disk

#### Swap Out

- When a page needs to be swapped out, it will be generally copied to disk
- The pages for a process are divided into 2 groups:
  - Code (read-only)
  - Data (initialized/uninitialized)

83

#### Swap Out

- When a page needs to be swapped out, it will be generally copied to disk
- The pages for a process are divided into 2 groups:
  - Code (read-only)
  - Data (initialized/uninitialized)
- Depending on which kind of page is removed, different optimizations may apply upon page swap-out

#### Swap Out Optimizations

- Code page (read-only):
  - Code content does not change!
  - Just remove it and re-load it back from executable file stored on disk
  - Make use of the filesystem

#### Swap Out Optimizations

- Code page (read-only):
  - Code content does not change!
  - Just remove it and re-load it back from executable file stored on disk
  - Make use of the filesystem
- Data page:
  - Data content does actually change!
  - Save it to a separate paging file, so that no changes are lost when it will be loaded in the future
  - Need to use the dedicated swap space

#### Page Replacement: Motivation

- On a page fault, we need to load a page from disk into memory
- If physical memory has still free frames, the page can be safely loaded into one of those
- However, if physical memory is full (i.e., all of its frames are loaded) a frame must be swapped out to make room for the swap-in page
- Several algorithms to select the page to evict from memory

• Random: pick any page at random (works surprisingly well!)

88

- Random: pick any page at random (works surprisingly well!)
- FIFO (First-In-First-Out): throw out the page that has been in memory for longest time (i.e., the oldest)
  - Easy to implement but may remove frequently accessed pages


- Random: pick any page at random (works surprisingly well!)
- FIFO (First-In-First-Out): throw out the page that has been in memory for longest time (i.e., the oldest)
  - Easy to implement but may remove frequently accessed pages
- MIN (OPT): remove the page that will not be accessed for the longest time (provably optimal [Belady 1966])
  - Needs to predict the future → very hard!

- Random: pick any page at random (works surprisingly well!)
- FIFO (First-In-First-Out): throw out the page that has been in memory for longest time (i.e., the oldest)
  - Easy to implement but may remove frequently accessed pages
- MIN (OPT): remove the page that will not be accessed for the longest time (provably optimal [Belady 1966])
  - Needs to predict the future → very hard!
- LRU (Least Recently Used): approximation of MIN, remove the page that has not been used in the longest time
  - Assumes the past is a good predictor of the future (not always true!)

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




How many page faults (denoted by \*)?

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Initially, no frame is loaded in memory at all (pure demand paging)

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page A is referenced

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced




page fault

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced



page fault




A loaded

FIFO = A

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page B is referenced

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page B is referenced




page fault

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page B is referenced



page fault




**B** loaded

 $FIFO = A \rightarrow B$ 

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page C is referenced

$$FIFO = A \rightarrow B$$

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page C is referenced




page fault

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page C is referenced



page fault




**C** loaded

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced




A is already loaded

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page B is referenced




B is already loaded

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page D is referenced

$$FIFO = A \rightarrow B \rightarrow C$$

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced




page fault

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page □ is referenced



page fault



A replaced


D loaded

$$FIFO = B \rightarrow C \rightarrow D$$

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page A is referenced

$$\mathsf{FIFO} = \mathsf{B} \to \mathsf{C} \to \mathsf{D}$$

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced




page fault

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced



page fault




B replaced A loaded

$$FIFO = C \rightarrow D \rightarrow A$$

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced




D is already loaded

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Eventually, we get a total of 7 page faults

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




How many page faults (denoted by \*)?

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Initially, no frame is loaded in memory at all (pure demand paging)

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Up to this point, the same as FIFO

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page D is referenced

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced




page fault

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced




page fault

What's the page that will be requested the furthest away?

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced



page fault



C replaced


D loaded

C is the page that will be requested the furthest away

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Up to this point, no more page faults

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page C is referenced

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page C is referenced




page fault

What's the page that will be requested the furthest away?

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page C is referenced



page fault




B replaced C loaded

B or D will be requested the furthest away (surely not A): pick one (e.g., B)

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Eventually, we get a total of 5 page faults

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




How many page faults (denoted by \*)?

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Initially, no frame is loaded in memory at all (pure demand paging)

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Up to this point, the same as FIFO

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced




page fault

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced




page fault

We can't look forward anymore!

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page D is referenced



page fault



C replaced


D loaded

C is the page that has not been used for the longest time in the past

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Up to this point, no more page faults

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

132

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Virtual address within page C is referenced

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page C is referenced




page fault

We can't look forward anymore!

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page C is referenced



page fault



A replaced C loaded

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced



page fault

We can't look forward anymore!

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A



Virtual address within page A is referenced



page fault




D replaced
A loaded

D is the page that has not been used for the longest time in the past

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, A, B, D, A, D, B, C, A




Eventually, we get a total of 6 page faults

138

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, D, A, B, C, D, A, B, C



How many page faults (denoted by \*)?

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, D, A, B, C, D, A, B, C

	A	В	C	D	A	В	C	D	A	В	C
$F_I$	<b>A*</b>	Α	Α								
$F_2$		B*	В								
$F_3$			C*								

140

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D


Reference sequence of pages: A, B, C, D, A, B, C, D, A, B, C

	A	В	С	D	Α	В	C	D	A	В	C
Fı	<b>A*</b>	A	Α	D*							
$F_2$		B*	В	В							
$F_3$			C*	C							

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, D, A, B, C, D, A, B, C



3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, D, A, B, C, D, A, B, C

	A	В	C	D	Α	В	С	D	A	В	C
Fı	<b>A*</b>	Α	A	D*	D	D					
$F_2$		B*	В	В	<b>A</b> *	A					
$F_3$			C*	C	C	B*					

3 physical frames:  $F_1$ ,  $F_2$ ,  $F_3$ 

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, D, A, B, C, D, A, B, C


	A	В	C	D	A	В	С	D	A	В	C
Fı	<b>A</b> *	A	A	D*	D	D	C*				
$F_2$		B*	В	В	<b>A</b> *	Α	Α				
$F_3$			C*	C	C	B*	В				

# LRU Page Replacement: (An Unlucky) Example

3 physical frames: F<sub>1</sub>, F<sub>2</sub>, F<sub>3</sub>

4 virtual pages: A, B, C, D

Reference sequence of pages: A, B, C, D, A, B, C, D, A, B, C




Eventually, we get a total of II page faults

# Page Replacement: What If We Add Memory?


- Does adding memory always reduce the number of page faults?
- Intuitively, it would seem so...
- The answer, in fact, depends on the page replacement algorithm
- Let's see this with an example, using FIFO page replacement

## FIFO Page Replacement: Example




Reference sequence of pages: A, B, C, D, A, B, E, A, B, C, D, E

### FIFO Page Replacement: Example




# FIFO Page Replacement: Example



Belady's Anomaly


Adding page frames may cause more page faults with some algorithms

## LRU Page Replacement: Example




With LRU, adding page frames always decreases the number of page faults

## LRU Page Replacement: Example



With LRU, adding page frames always decreases the number of page faults

## LRU Page Replacement: Example



At each point in time 4-frame memory contains a subset of 3-frame

# Page Replacement: Summary

- FIFO is easy to implement but may lead to too many page faults
  - May suffer from Belady's Anomaly

# Page Replacement: Summary

- FIFO is easy to implement but may lead to too many page faults
  - May suffer from Belady's Anomaly
- MIN is the optimal choice but cannot be used in practice since future memory references are never known in advance

# Page Replacement: Summary

- FIFO is easy to implement but may lead to too many page faults
  - May suffer from Belady's Anomaly
- MIN is the optimal choice but cannot be used in practice since future memory references are never known in advance
- LRU is a fair approximation of MIN assuming the past is a good predictor of the future
  - Exploits the locality reference (small working set that fits in memory)
  - Works poorly when the locality reference doesn't hold (large working set)

How could we implement LRU page replacement algorithm?

How could we implement LRU page replacement algorithm?



#### First Idea

Keep a timestamp for each page with the time it has been last accessed Remove the page with the highest difference w.r.t. current timestamp

How could we implement LRU page replacement algorithm?



#### First Idea

Keep a timestamp for each page with the time it has been last accessed Remove the page with the highest difference w.r.t. current timestamp

Problems?

How could we implement LRU page replacement algorithm?



#### First Idea

Keep a timestamp for each page with the time it has been last accessed Remove the page with the highest difference w.r.t. current timestamp

Problems?

Every time a page is accessed its timestamp must be updated

How could we implement LRU page replacement algorithm?



#### First Idea

Keep a timestamp for each page with the time it has been last accessed Remove the page with the highest difference w.r.t. current timestamp

#### Problems?

Every time a page is accessed its timestamp must be updated

Linear scan of all the pages to select the one to be removed

How could we implement LRU page replacement algorithm?



#### Second Idea

Keep a list of pages with the most recently used in front and the least recently used at the end: every time a page is accessed move it to front

How could we implement LRU page replacement algorithm?



#### Second Idea

Keep a list of pages with the most recently used in front and the least recently used at the end: every time a page is accessed move it to front

Problems?

How could we implement LRU page replacement algorithm?



#### Second Idea

Keep a list of pages with the most recently used in front and the least recently used at the end: every time a page is accessed move it to front

Problems?

Still too expensive as the OS must change multiple pointers on each memory access

• In practice, no need for perfect LRU

- In practice, no need for perfect LRU
- Many systems provide some HW support which is enough to approximate LRU fairly well

- In practice, no need for perfect LRU
- Many systems provide some HW support which is enough to approximate LRU fairly well
- Single-Reference Bit → Maintain I bit for each page table entry
  - Initially, all bits for all pages are set to 0
  - On each access to a page, the HW sets the reference bit to I
  - Enough to distinguish pages that have been accessed since the last clear
  - No total order of page access

• Additional-Reference-Bits -> Maintain 8 bits for each page table entry

- - At periodic intervals (clock interrupts), the OS takes over and right-shifts each of the reference bytes by one bit

- Additional-Reference-Bits 

  Maintain 8 bits for each page table entry
  - At periodic intervals (clock interrupts), the OS takes over and right-shifts each of the reference bytes by one bit
  - The high-order (leftmost) bit is then filled in with the current value of the reference bit, and the reference bits are cleared

- - At periodic intervals (clock interrupts), the OS takes over and right-shifts each of the reference bytes by one bit
  - The high-order (leftmost) bit is then filled in with the current value of the reference bit, and the reference bits are cleared
  - At any given time, the page with the smallest value for the reference byte is the LRU page


- - At periodic intervals (clock interrupts), the OS takes over and right-shifts each of the reference bytes by one bit
  - The high-order (leftmost) bit is then filled in with the current value of the reference bit, and the reference bits are cleared
  - At any given time, the page with the smallest value for the reference byte is the LRU page
- The specific number of bits used and the frequency with which the reference byte is updated are adjustable

Second Chance Algorithm → Single-Reference Bit + FIFO


- Second Chance Algorithm → Single-Reference Bit + FIFO
- OS keeps frames in a FIFO circular list


- Second Chance Algorithm → Single-Reference Bit + FIFO
- OS keeps frames in a FIFO circular list
- On every memory access, the reference bit is set to I

- Second Chance Algorithm → Single-Reference Bit + FIFO
- OS keeps frames in a FIFO circular list
- On every memory access, the reference bit is set to I
- On a page fault, the OS scans the list of page table, checking the reference bit of the frame:
  - If this is 0, it replaces the page and sets it to 1
  - If this is I, it sets it to 0 (second chance) and move to the next frame




A raw partitioning into: young vs. old frames






A raw partitioning into: young vs. old frames

Less accurate than additional-reference-bits







A raw partitioning into: young vs. old frames

Less accurate than additional-reference-bits

Fast, since it needs only to set a single bit on each memory reference (no need for a shift)







A raw partitioning into: young vs. old frames

Less accurate than additional-reference-bits

Fast, since it needs only to set a single bit on each memory reference (no need for a shift)

Page fault management is quicker as there is no need to scan the whole list of frames (on average) unless every frame has its bit set





A raw partitioning into: young vs. old frames

Less accurate than additional-reference-bits

Fast, since it needs only to set a single bit on each memory reference (no need for a shift)

Page fault management is quicker as there is no need to scan the whole list of frames (on average) unless every frame has its bit set

This algorithm is also known as **clock** because it mimics the hands of a clock

- Page replacement generally involves 2 I/O operations:
  - write the evicted page back to disk
  - read the newly referenced page from disk

- Page replacement generally involves 2 I/O operations:
  - write the evicted page back to disk
  - read the newly referenced page from disk
- Intuition: It is cheaper to replace a page which has not been modified,
   since the OS does not need to write this back to disk

- Page replacement generally involves 2 I/O operations:
  - write the evicted page back to disk
  - read the newly referenced page from disk
- Intuition: It is cheaper to replace a page which has not been modified,
   since the OS does not need to write this back to disk
- OS should give preference to paging-out un-modified frames
  - Yet, it can proactively write to disk modified frames for later

- HW keeps a modify bit (in addition to the reference bit)
  - I means the page has been modified (different from the copy on disk)
  - 0 means the page is the same as the one stored on disk

- HW keeps a modify bit (in addition to the reference bit)
  - I means the page has been modified (different from the copy on disk)
  - 0 means the page is the same as the one stored on disk
- Use both the reference and modify bits (r, m) to classify pages into:
  - (0, 0): neither recently used nor modified;
  - (0, I): not recently used, but modified;
  - (1,0): recently used, but clean
  - (I, I): recently used and modified

• This algorithm searches the page table in a circular fashion as before, yet making 4 distinct passes (one for each category)

- This algorithm searches the page table in a circular fashion as before, yet making 4 distinct passes (one for each category)
- First, it looks for a (0, 0) frame, and if it can't find one, it makes another pass looking for a (0, 1), etc.

- This algorithm searches the page table in a circular fashion as before, yet making 4 distinct passes (one for each category)
- First, it looks for a (0, 0) frame, and if it can't find one, it makes another pass looking for a (0, 1), etc.
- The first page with the lowest numbered category is replaced

- This algorithm searches the page table in a circular fashion as before, yet making 4 distinct passes (one for each category)
- First, it looks for a (0, 0) frame, and if it can't find one, it makes another pass looking for a (0, 1), etc.
- The first page with the lowest numbered category is replaced
- The main difference between this algorithm and the standard clock is the preference for replacing clean pages if possible

• So far, we have implicitly assumed a single process is on the system

- So far, we have implicitly assumed a single process is on the system
- Multiple processes can however run concurrently on a single-CPU system


- So far, we have implicitly assumed a single process is on the system
- Multiple processes can however run concurrently on a single-CPU system
- The degree of multiprogramming is not fixed apriori, yet it is driven by the locality reference (a.k.a. 90÷10 rule)

- So far, we have implicitly assumed a single process is on the system
- Multiple processes can however run concurrently on a single-CPU system
- The degree of multiprogramming is not fixed apriori, yet it is driven by the locality reference (a.k.a. 90÷10 rule)
- This allows a system to load the working set (i.e., few pages) of many processes, thereby increasing the degree of multiprogramming


• When the degree of multiprogramming is too high, active working sets of running processes may saturate the whole memory capacity

- When the degree of multiprogramming is too high, active working sets of running processes may saturate the whole memory capacity
- Thrashing 

  Memory is over-committed and pages are continuously tossed out while they are still in use
  - Memory access time approaches disk access time due to many page faults
  - Drastic degradation of performance




CPU utilization drops after a certain degree of multiprogramming



CPU utilization drops after a certain degree of multiprogramming


Eventually, also CPU-bound processes turn into I/O-bound ones (due to page faults)



CPU utilization drops after a certain degree of multiprogramming

Eventually, also CPU-bound processes turn into I/O-bound ones (due to page faults)

What can we do to limit thrashing in a multiprogrammed system?



CPU utilization drops after a certain degree of multiprogramming

Eventually, also CPU-bound processes turn into I/O-bound ones (due to page faults)

What can we do to limit thrashing in a multiprogrammed system?

Fixing the degree of multi-programming apriori may be a too inflexible option

### Allocation/Replacement Policies

Ultimately, we want to give each process enough memory so as to avoid thrashing

### Allocation/Replacement Policies

Ultimately, we want to give each process enough memory so as to avoid thrashing

### Global Allocation/Replacement

- All pages from all processes are in a single pool (single LRU queue)
- Upon page replacement, any page may be a potential victim, whether it currently belongs to the process seeking a free frame or not
- PRO: flexibility
- CON: thrashing more likely (no isolation)

### Allocation/Replacement Policies

Ultimately, we want to give each process enough memory so as to avoid thrashing

### Global Allocation/Replacement

- All pages from all processes are in a single pool (single LRU queue)
- Upon page replacement, any page may be a potential victim, whether it currently belongs to the process seeking a free frame or not
- PRO: flexibility
- CON: thrashing more likely (no isolation)

### Local Allocation/Replacement

- Each process has its own fixed pool of frames
- Run only group of processes that fits in memory
- LRU replacement affects only each process' frames
- PRO: isolation
- CON: performance (a process may not be given enough memory)

### Local Allocation/Replacement

m = number of available physical page frames

n = number of processes

 $S_i = \text{size of the } i\text{-th process}; S = \sum_{i=1}^n S_i = \text{total size of all processes}$ 

Equal Allocation/Replacement:  $\frac{m}{n}$ 

Proportional Allocation/Replacement:  $\frac{m*S_i}{S}$ 

### Local Allocation/Replacement

m = number of available physical page frames

n = number of processes

 $S_i$  = size of the *i*-th process;  $S = \sum_{i=1}^n S_i$  = total size of all processes

Equal Allocation/Replacement:  $\frac{m}{n}$ 

Proportional Allocation/Replacement:  $\frac{m*S_i}{S}$ 

Variations on proportional allocation could consider priority of process rather than just their size

### Local Allocation/Replacement

m = number of available physical page frames

n = number of processes

 $S_i$  = size of the *i*-th process;  $S = \sum_{i=1}^n S_i$  = total size of all processes

Equal Allocation/Replacement:  $\frac{m}{n}$ 

Proportional Allocation/Replacement:  $\frac{m*S_i}{S}$ 

Variations on proportional allocation could consider priority of process rather than just their size

As allocations fluctuate over time, so does *m* (processes must either be swapped out or not allowed to start if not enough frames)

• This implicitly assumes that a large process will also refer to a large amount of memory

- This implicitly assumes that a large process will also refer to a large amount of memory
- Intuitively this makes sense: the more memory a process needs the higher the chance it will refer a much larger memory range

- This implicitly assumes that a large process will also refer to a large amount of memory
- Intuitively this makes sense: the more memory a process needs the higher the chance it will refer a much larger memory range
- However, there might be cases where this is not true
  - e.g., a process allocates a IGB array but then only uses a small portion of it

- This implicitly assumes that a large process will also refer to a large amount of memory
- Intuitively this makes sense: the more memory a process needs the higher the chance it will refer a much larger memory range
- However, there might be cases where this is not true
  - e.g., a process allocates a IGB array but then only uses a small portion of it
- In other words, the working set of a process may not be correlated with its memory footprint

### Matching the Working Set


- Goal → Give each process enough frames to contain its working set
  - Informally, the working set is the set of pages the process is using "right now"
  - More formally, it is the set of all pages that the process has referenced during the past T units of time (e.g., seconds)

### Matching the Working Set

- Goal → Give each process enough frames to contain its working set
  - Informally, the working set is the set of pages the process is using "right now"
  - More formally, it is the set of all pages that the process has referenced during the past T units of time (e.g., seconds)
- How does the OS pickT?
  - I page fault takes order of 10 msecs to be served
  - 10 msecs ~ 10 million instructions
  - T needs to account for a lot more than 10 million instructions

# page reference table . . . 2 6 1 5 7 7 7 7 5 1 6 2 3 4 1 2 3 4 4 4 3 4 3 4 4 4 1 3 2 3 4 4 4 3 4 4 4 . . . $\Delta \qquad \qquad \Delta \qquad \qquad \Delta \qquad \qquad \Delta \qquad \qquad \Delta \qquad \qquad L_1$ $WS(t_1) = \{1, 2, 5, 6, 7\} \qquad \qquad WS(t_2) = \{3, 4\}$

The selection of  $\Delta$  is critical to the success of the working set model



The selection of  $\Delta$  is critical to the success of the working set model

#### $\Delta$ too small

it does not encompass all of the pages of the current locality

page reference table . . . 2 6 1 5 7 7 7 7 5 1 6 2 3 4 1 2 3 4 4 4 3 4 3 4 4 4 1 3 2 3 4 4 4 3 4 4 4 . . .  $\Delta \qquad \qquad \Delta \qquad \qquad L_1$  WS( $t_1$ ) = {1,2,5,6,7} WS( $t_2$ ) = {3,4}


The selection of  $\Delta$  is critical to the success of the working set model

#### $\Delta$ too small

it does not encompass all of the pages of the current locality

#### $\Delta$ too large

it includes pages that are no longer frequently accessed



The selection of  $\Delta$  is critical to the success of the working set model

#### $\Delta$ too small

it does not encompass all of the pages of the current locality

#### $\Delta$ too large

it includes pages that are no longer frequently accessed

Exact tracking is expensive: update the working set at each memory access

### Approximating the Working Set

• Computing the working set exactly requires to keep track of a moving window of size  $\Delta$ 

# Approximating the Working Set

- Computing the working set exactly requires to keep track of a moving window of size  $\Delta$
- At each memory reference a new reference appears at one end and the oldest reference drops off the other end

# Approximating the Working Set

- Computing the working set exactly requires to keep track of a moving window of size  $\Delta$
- At each memory reference a new reference appears at one end and the oldest reference drops off the other end
- To avoid the overhead of keeping a list of the last  $\Delta$  referenced pages, the working set is often implemented with **sampling**

# Approximating the Working Set


- Computing the working set exactly requires to keep track of a moving window of size  $\Delta$
- At each memory reference a new reference appears at one end and the oldest reference drops off the other end
- To avoid the overhead of keeping a list of the last  $\Delta$  referenced pages, the working set is often implemented with **sampling**
- Every k memory references (e.g., k = 1,000), consider the working set to be all pages referenced within that period of time

# Tracking Page Fault Rate

• Ultimately, our goal is to minimize the page fault rate


# Tracking Page Fault Rate

- Ultimately, our goal is to minimize the page fault rate
- A more direct approach is to track page fault rate of each process:
  - If the page fault rate is above a given threshold  $\tau_{\parallel}$   $\rightarrow$  give it more frames
  - If the page fault rate is below a given threshold  $\tau_2 \rightarrow$  reclaim some frames



# Tracking Page Fault Rate


- Ultimately, our goal is to minimize the page fault rate
- A more direct approach is to track page fault rate of each process:
  - If the page fault rate is above a given threshold  $\tau_{\parallel} \rightarrow$  give it more frames
  - If the page fault rate is below a given threshold  $\tau_2 \rightarrow$  reclaim some frames



#### Kernel Memory


- So far, we only considered memory allocation for user processes
- But kernel needs memory to store things too: code and data structures like PCB, page tables, etc.
- Kernel does not use any of the advanced mechanisms seen so far
  - No paging 
     what if a page fault occurs for the kernel?

#### Kernel Memory: Buddy Allocator



- Allocates memory using a power of 2 allocator (e.g., 4K, 8K, 16K), rounding up to the next nearest power of two if necessary
- If a block of the correct size is not available, then one is formed by (repeatedly) splitting the next larger block in two
- Can lead to internal fragmentation

# Kernel Memory: Slab Allocator



- Group of objects of the same size in a slab
- Object cache points to one or more slabs
- Separate cache for each kernel data structure (e.g., PCB)
- No internal fragmentation
- Used in Solaris and Linux

• Reasons for small pages?

11/24/21 226

- Reasons for small pages?
  - Decreasing internal fragmentation
  - Higher degree of multiprogramming

- Reasons for small pages?
  - Decreasing internal fragmentation
  - Higher degree of multiprogramming
- Reasons for large pages?

11/24/21 228

- Reasons for small pages?
  - Decreasing internal fragmentation
  - Higher degree of multiprogramming
- Reasons for large pages?
  - Smaller page table size (i.e., smaller number of page table entries)
  - Fewer page faults (locality reference)
  - Amortizes disk overhead (reading a I KB page from disk takes approximately the same as reading an 8KB one)

# Summary of Page Replacement

- The choice of page replacement algorithm is crucial when physical memory is limited
  - All algorithms approach to the optimum as the physical memory allocated to a process approaches to the virtual memory size

## Summary of Page Replacement

- The choice of page replacement algorithm is crucial when physical memory is limited
  - All algorithms approach to the optimum as the physical memory allocated to a process approaches to the virtual memory size
- The more processes running concurrently, the less physical memory each one can have

## Summary of Page Replacement

- The choice of page replacement algorithm is crucial when physical memory is limited
  - All algorithms approach to the optimum as the physical memory allocated to a process approaches to the virtual memory size
- The more processes running concurrently, the less physical memory each one can have
- The OS must choose how many processes (and the number of frames per process) can share memory simultaneously