第10章 存储器接口

罗文坚 中国科大 计算机学院

http://staff.ustc.edu.cn/~wjluo/mcps/


本章内容

- 存储器器件
- 地址译码
- 8088和80188 (8位) 存储器接口
- 8086~80386SX(16位)存储器接口
- 80386DX~80486 (32位) 存储器接口
- Pentium~Core2(64位)存储器接口
- DRAM

2

4

存储器器件的引脚




Output/Input-output connection

1

- · The number of address pins is related to the number of memory locations.
 - Common sizes are 1M to 64GB locations.
 - Therefore, between 20 and 36 address pins are present.

存储器器件的引脚(续1)




Output/Input-output connection

- The number of data pins is related to the size of the memory location.
 - For example, an 8-bit wide (byte-wide) memory device has 8 data pins.
 - Catalog listing of 1K X 8 indicate a byte addressable 8K memory.


3

存储器器件的引脚(续2)



- Each memory device has at least one *chip select* (CS) or *chip enable* (CE) pin that enables the memory device.
 - This enables read and/or write operations.
 - If more than one are present, then all must be 0 in order to perform a read or write.

存储器器件的引脚(续3)



Output/Input-output connection

- ROM
 - OE# or G#.
- RAM

6

- OE# and WE#
- R/W#

5

存储器中的数据组织

- 存储字: 计算机系统中,作为一个整体一次存放和取出内存储器的数据称为"存储字"。
- 字节编址: 一个存储地址对应一个8位存储单元。
- Intel x86: 低地址, 低字节
- Motorola 680X0: 低地址, 高字节




本章内容

- 存储器器件
- 地址译码
- 8088和80188 (8位) 存储器接口
- 8086~80386SX (16位) 存储器接口
- 80386DX~80486 (32位) 存储器接口
- Pentium~Core2(64位)存储器接口
- DRAM

7

8



9

10


地址译码技术

- 简单的与非门译码器
- 3-8线译码器 (74LS138)
- · 双2-4线译码器 (74LS139)
- · PLD可编程译码器

本章内容

- 存储器器件
- 地址译码
- ・8088和80188 (8位) 存储器接口
- 8086~80386SX(16位)存储器接口
- 80386DX~80486(32位)存储器接口
- · Pentium~Core2(64位)存储器接口
- DRAM


11




本章内容

- 存储器器件
- 地址译码
- 8088和80188 (8位) 存储器接口
- 8086~80386SX(16位)存储器接口
- 80386DX~80486(32位)存储器接口
- Pentium~Core2(64位)存储器接口
- DRAM

13 14



- · 数据总线16位,要求一次既可以访问一个字节,又可以访问一个字。
 - 奇偶分体: BHE#和BLE#(A₀)



BHE	BLE	Function
0	0	Both banks enabled for 16-bit transfer
0	1	High bank enabled for an 8-bit transfer
1	0	Low bank enabled for an 8-bit transfer
1	1	No banks selected


本章内容

- 存储器器件
- 地址译码
- ・8088和80188 (8位) 存储器接口
- 8086~80386SX (16位) 存储器接口
- 80386DX~80486 (32位) 存储器接口
- Pentium~Core2(64位)存储器接口
- DRAM

15 16

80386DX~80486的存储器组织


• 字节允许线BE0#~BE3# ,用来选通数据总线的不同 部件。



本章内容

- 存储器器件
- 地址译码
- 8088和80188 (8位) 存储器接口
- 8086~80386SX(16位)存储器接口
- 80386DX~80486 (32位) 存储器接口
- Pentium~Core2(64位)存储器接口
- DRAM

17 18



本章内容

- 存储器器件
- 地址译码
- 8088和80188 (8位) 存储器接口
- 8086~80386SX(16位)存储器接口
- 80386DX~80486(32位)存储器接口
- Pentium~Core2(64位)存储器接口
- DRAM


19

20

DRAM芯片

- DRAMs must be refreshed (rewritten) every 2 to 4 ms
 - Since they store their value on an integrated capacitor that loses charge over time.
 - This refresh is performed by a special circuit in the DRAM which refreshes the entire memory.
 - Refresh also occurs on a normal read, write or during a special refresh cycle.
- The large storage capacity of DRAMs make it impractical to add the required number of address pins.
 - Instead, the address pins are multiplexed.

DRAM芯片Intel 2164A




- ・ 容量: 64K×1位
- 存取时间: 150ns/200ns
- · 每2ms需刷新一遍,每次刷新512个单元。

21


22

DRAM芯片Intel 2164



256K×1DRAM的内部结构

・RAS#与CAS#



23

本章小结

- 存储器器件
 - 10.1节,存储器引脚
- 地址译码
 - 与非门译码器、3-8译码器、2-4译码器
- 8088和80188 (8位) 存储器接口
- 8086~80386SX(16位)存储器接口
- 80386DX~80486 (32位) 存储器接口
- Pentium~Core2(64位)存储器接口
 - 了解8086~Core2的存储器组织方式
- DRAM
 - 了解RAS#与CAS#引脚的作用

作业

• 习题15, 习题21。