```
Lab Code [10 points]
Filename: chipInterface.sv
AndrewID: yutarkk
   1 `default_nettype none
   2
3 /*
   4 This module is the chipInterface that connects the Zorgian module's input 5 and output signals to FPGA pins. This module is necessary when synthesizing
   6 the circuit into FPGA.
   7 */
   8 module ChipInterface
             (output logic [17:0] LEDR,
input logic [5:0] SW);
   9
  10
  11
               \begin{split} & \text{Zorgian Z}(.a(SW[5]), \ .b(SW[4]), \ .c(SW[3]), \ .d(SW[2]), \ .e(SW[1]), \ .f(SW[0]), \\ & \text{.valid(LEDR[17]), .vowel(LEDR[16]));} \end{split} 
  12
  13
  14
 15 endmodule: ChipInterface
```

```
Lab Code [10 points]
Filename: lab1.sv
AndrewID: yutarkk
  1 `default_nettype none
  3 Filename: lab1.sv
  4 Author: Yutark Kim, Phil Du
  5 AndrewID: yutarkk, yuchangd
  6 This file contains module: valid_POS, vowel_POS, valid_SOP, vowel_SOP,
  7 Test_SOP and Test_POS and Zorgian.
  9 Zorgian sound can be represented as a 3-bit logic:
 10 click-000, pop-001, hiss-010, shriek-011, whistle-101, bang-110, gargle-111. 11 Combination of two sounds will compose 6-bit input logic.
 13 This file descirbes whether the letter from combinations of two sounds is
 14 valid or vowel.
 15 If it is a vowel letter, valid=1, vowel=1.
 16 If it is non-vowel letter: valid=1, vowel=0.
 17 If it is not valid, valid=0, vowel=0.
 18 */
 19
 20
 21 /*
 22 This module describes valid output signals using only using NOR and NOT Gates.
 23 For non-input values, 1-input NOR gates are used to replace the NOT Gates.
 24 Total 26 NOR gates were used.
 25 */
 26 module valid_POS
 27
         (input logic a, b, c, d, e, f,
         output logic valid);
logic a_not, b_not, c_not, d_not, e_not, f_not;
 28
 29
         logic vī, v2, v3, v4, v5, v6, v7, v7_not, v7_final, v8, v8_not, v8_final, v9, v9_not, v9_final, v10, v10_not,v10_final, v11,
 30
 31
                  v1to4, v5to8, v9to11, v1to4_not, v5to8_not, v9to11_not, v_not;
 32
 33
         not n1(a_not, a),
 34
 35
             n2(b_not, b),
 36
             n3(c_not, c),
             n4(d_not, d),
 37
             n5(e_not, e),
n6(f_not, f);
 38
 39
 40
         nor no1(v1, a_not, c, e_not, f),
             no2(v2, a, b\_not, e\_not, f\_not),
 41
 42
             no3(v3, a, c_not, e_not, f_not),
 43
             no4(v4, b, c, d_not, e_not),
 44
             no5(v5, a\_not, b, e\_not, f)
 45
             no6(v6, a_not, d_not, e_not),
             no7(v7, a, b_not, c, d),
no8(v7_not, v7),
no9(v7_final, v7_not, e),
 46
 47
 48
             no10(v8, a, c, d, e),
 49
             no11(v8_not, v8)
 50
 51
             no12(v8_final, v8_not, f_not),
 52
             no13(v9, a, b, c_not, d),
             no14(v9_not, v9)
 53
 54
             no15(v9_final, v9_not, f),
             no16(v10, a_not, b_not, c_not, d),
 55
 56
             no17(v10_not, v10)
             no18(v10_final, v10_not, e, f_not),
 57
             no19(v11, b_not, c_not, d_not, e),
no20(v1to4, v1, v2, v3, v4),
 58
 59
 60
             no21(v5to8, v5, v6, v7_final, v8_final),
 61
             no22(v9to11, v9_final, v10_final, v11),
 62
             no23(v1to4_not, v1to4),
 63
             no24(v5to8_not, v5to8)
 64
             no25(v9to11_not, v9to11)
             no26(valid, v1to4_not, v5to8_not, v9to11_not);
 65
 67 endmodule: valid_POS
 68
 69 /*
```

Filename: lab1.sv Page #: 2

```
70 This module describes vowel output signals using only using NOR and NOT Gates. 71 For non-input values, 1-input NOR gates are used to replace the NOT Gates.
 72 Total 8 NOR gates were used.
 73 */
 74 module vowel_POS
 75
         (input logic a, b, c, d, e, f,
 76
         output logic vowel);
 77
 78
         logic a_not, b_not, c_not, d_not, e_not, f_not;
 79
         logic v1, v2, v3, v4, v5, v6, v6_not;
 80
         81
 82
 83
              n3(c_not, c),
              n4(d_not, d),
 84
 85
              n5(e_not, e),
 86
              n6(f_not, f);
 87
         nor no1(v1, b_not, f_not),
 88
              no2(v2, e, f),
 89
              no3(v3, a, f_not),
              no4(v4, a_not, c),
no5(v5, b, c_not, e_not),
no6(v6, d, v1, v2, v3),
 90
 91
 92
              no7(v6_not, v6)
 93
 94
              no8(vowel, v6_not, v4, v5);
 95
 96 endmodule: vowel_POS
 97
 98 /*
 99 This module contains selective test cases to test
100 valid_POS and vowel_POS module's behavior.
101 */
102 module test_POS ();
        logic a, b, c, d, e, f, valid, vowel;
103
104
        valid_POS DUT1(.*);
105
        vowel_POS DUT2(.*);
106
107
        initial begin
          108
109
           {a,b,c,d,e,f} = 6'b000000;
//cases of valid is 1 and vowel is 1
110
111
          #10 \{a,b,c,d,e,f\} = 6'b000010;
112
113
          $display("Expecting valid=1, vowel=1");
114
          #10 \{a,b,c,d,e,f\} = 6'b011010;
               {a,b,c,d,e,f} = 6'b101001;
115
          #10
          #10 \{a,b,c,d,e,f\} = 6'b111010;
116
          //cases of valid is 1 and vowel is 0

#10 {a,b,c,d,e,f} = 6'b000011;

$display("Expecting valid=1, vowel=0");

#10 {a,b,c,d,e,f} = 6'b001110;

#10 {a,b,c,d,e,f} = 6'b101101;
117
118
119
120
121
          #10 \{a,b,c,d,e,f\} = 6'b111011;
122
123
124
          //cases of valid is 0
125
          #10 \{a,b,c,d,e,f\} = 6'b0000001;
          $display("Expecting valid=0, vowel=0");
126
          #10 {a,b,c,d,e,f} = 6'b001000;
#10 {a,b,c,d,e,f} = 6'b101010;
127
128
129
130
          #10 $display("Test Cases for CheckOff");
               {a,b,c,d,e,f} = 6'b010010;
131
               {a,b,c,d,e,f} = 6'b011011;
132
               {a,b,c,d,e,f} = 6'b110101;
133
          #10
               {a,b,c,d,e,f} = 6'b1111111;
134
          #10
135
          #10 $finish;
136
        end
137 endmodule: test_POS
138
139
140 This module describes valid output signals using only using NOR and NOT Gates.
```

Filename: lab1.sv Page #: 3

```
141 For non-input values, 1-input NAND gates are used to replace the NOT Gates.
142 Total 24 NAND gates were used.
143 */
144 module valid_SOP
145
         (input logic a, b, c, d, e, f,
146
         output logic valid);
147
         logic a_not, b_not, c_not, d_not, e_not, f_not;
148
         logic v1, v2, v3, v3_not, v4, v5, v6, v7, v7_not, v8, v9, v10, v10_not,
149
                  v11, v12, v13, v14, v15, v15_not, v16, v16_not, v17, v17_not;
150
         not n1(a_not, a),
151
152
             n2(b_not, b),
153
             n3(c_not, c)
             n4(d_not, d),
154
155
             n5(e_not, e),
156
             n6(f_not, f);
157
         nand nal(v1, b, c, d_not, f_not),
              na2(v2, d, e_not),
158
159
              na3(v3, a_not, b_not, c, d),
160
              na4(v3\_not, v3),
              na5(v4, v3_not, f_not),
na6(v5, a, b_not, e_not),
na7(v6, a_not, c, e_not, f),
161
162
163
164
              na8(v7, a, c, d_not, e),
165
              na9(v7\_not, v7)
166
              na10(v8, v7\_not, f),
              nall(v9, b_not, c_not, d_not, e),
nal2(v10, a_not, b, c_not, e),
167
168
169
              na13(v10_not, v10),
              na14(v11, v10_not, f_not),
na15(v12, a, c_not, e_not),
na16(v13, b_not, c_not, e_not, f_not),
170
171
172
173
              na17(v14, a, c_not, d_not, f),
174
              na18(v15, v1, v2, v4, v5),
175
              na19(v15_not, v15)
176
              na20(v16, v6, v8, v9, v11),
177
              na21(v16_not, v16),
178
              na22(v17, v12, v13, v14),
179
              na23(v17_not, v17)
180
              na24T(valid, v15_not, v16_not, v17_not);
181
182 endmodule: valid_SOP
183
185 This module describes valid output signals using only using NAND and NOT Gates.
186 For non-input values, 1-input NAND gates are used to replace the NOT Gates.
187 Total 10 NAND gates were used.
188 */
189 module vowel_SOP
190
         (input logic a, b, c, d, e, f,
         output logic vowel);
191
192
193
         logic a_not, b_not, c_not, d_not, e_not, f_not;
194
         logic v1, v1_not, v2, v5, v5_not, v6, v7, v7_not, v8;
195
196
         not n1(a_not, a),
197
             n2(b\_not, b),
198
             n3(c\_not, c),
199
             n4(d_not, d),
200
             n5(e_not, e)
201
             n6(f_not, f);
202
203
         nand na1(v1, a_not, c_not, d_not, e),
              na2(v1_not, v1),
204
205
              na3(v2, v1_not, f_not)
206
              na4(v5, b, c, d_not, e),
              na5(v5_not, v5),
na6(v6, v5_not, f_not)
207
208
              na7(v7, a, b_not, d_not, e_not),
na8(v7_not, v7),
209
210
211
              na9(v8, v7_not, f),
```

Filename: lab1.sv Page #: 4

```
na10(vowel, v2, v6, v8);
212
213
214 endmodule: vowel_SOP
215
216 /*
217 This module contains selective test cases to test
218 valid_SOP and vowel_SOP module's behavior.
219 */
220 module test_SOP();
221   logic a, b, c, d, e, f, valid, vowel;
222   valid_POS DUT1(.*);
223
        vowel_POS DUT2(.*);
224
225
        initial begin
226
          $monitor($time,, "Input: %d%d%d%d%d%d valid: %d vowel: %d",
                     a,b,c,d,e,f,valid,vowel);
227
           {a,b,c,d,e,f} = 6'b0000000;
228
           //cases of valid is 1 and vowel is 1
229
          #10 \{a,b,c,d,e,f\} = 6'b000010;
230
231
          $display("Expecting valid=1, vowel=1");
          #10 {a,b,c,d,e,f} = 6'b011010;
#10 {a,b,c,d,e,f} = 6'b101001;
232
233
          #10 \{a,b,c,d,e,f\} = 6'b111010;
234
235
          //cases of valid is 1 and vowel is 0
236
          #10 \{a,b,c,d,e,f\} = 6'b000011;
237
          $display("Expecting valid=1, vowel=0");
          #10 {a,b,c,d,e,f} = 6'b001110;
#10 {a,b,c,d,e,f} = 6'b101101;
238
239
240
          #10 \{a,b,c,d,e,f\} = 6'b111011;
241
242
          //cases of valid is 0
          #10 {a,b,c,d,e,f} = 6'b000001;
243
          $display("Expecting valid=0, vowel=0");
244
          #10 \{a,b,c,d,e,f\} = 6'b001000;
245
          #10 \{a,b,c,d,e,f\} = 6'b101010;
246
247
248
          #10 $display("Test Cases for CheckOff");
249
          #10 \{a,b,c,d,e,f\} = 6'b010010;
          #10 {a,b,c,d,e,f} = 6'b011011;
#10 {a,b,c,d,e,f} = 6'b110101;
#10 {a,b,c,d,e,f} = 6'b1111111;
250
251
252
          #10 $finish;
253
254
        end
255 endmodule: test_SOP
256
257 /*
258 This module is the module that connects to valid_POS and vowel_POS
259 and to ChipInterface module in chipInterface.sv.
260 */
261 module Zorgian(input logic a, b, c, d, e, f,
262
                      output logic valid, vowel);
263
         valid_POS DUT1(.*);
264
265
         vowel_POS DUT2(.*);
266 endmodule: Zorgian
```