

# Scalar Efficiency SIG Meeting

May 16, 2024

Derek Hower, Qualcomm

# **Agenda**

- Infrastructure
  - Toolchains & targets
  - $\circ \ \ Workloads$
- Analysis
  - XTheadMemPair and Zilsd

### **Analysis repository**

https://github.com/riscv-software-src/se-sig-analysis

#### **Contains**

- Scripts to create/push/pull container with toolchains
- Scripts to build workloads
- Scripts to estimate static code size effect of new instructions
- [TODO] QEMU to estimate dynamic instruction effect of new instructions

#### **Requirements**

- singularity container system
- ~1 TB disk space (To build everything)

# **Toolchains & targets**

Table 1. Toolchains/Targets

	Name	Toolchain	Version	Arch	Abi	Flags
RTOS	rtos32_11vm	LLVM	18.1.6	rv32ima_zba_z bb_zbs_zca_zc b_zcmp_zcmt		-0s
	rtos32_gcc	GCC	14.1	<pre>rv32ima_zba_z bb_zbs_zca_zc b_zcmp_zcmt</pre>		-0s
	rtos64_llvm	LLVM	18.1.6	<pre>rv64ima_zba_z bb_zbs_zca_zc b_zcmp_zcmt</pre>		-0s
	rtos64_gcc	GCC	14.1	<pre>rv64ima_zba_z bb_zbs_zca_zc b_zcmp_zcmt</pre>	lp64	-0s

	Name	Toolchain	Version	Arch	Abi	Flags
	linux32_llvm	LLVM	18.1.6	rv32ima_zba_z bb_zbs_zca_zc b_zcmp	ilp32	-0s
Embed Rich	linux32_gcc	GCC	14.1	rv32ima_zba_z bb_zbs_zca_zc b_zcmp	ilp32	-0s
OS	linux64_llvm	LLVM	18.1.6	<pre>rv64ima_zba_z bb_zbs_zca_zc b_zcmp</pre>	1p64	-0s
	linux64_gcc	GCC	14.1	rv32ima_zba_z bb_zbs_zca_zc b_zcmp	1p64	-0s
	linux64_app_l lvm	LLVM	18.1.6	rv64gcv_zba_z bb_zbs_zcb	lp64d	-Ofast
App Rich OS	linux64_app_g	GCC	14.1	rv64gcv_zba_z bb_zbs_zcb	1p64d	-Ofast
	android64_llv m	LLVM	18.0.1	rv64gcv_zba_z bb_zbs_zcb	1p64d	'-Ofast'

## **Workloads**

Class	Name	Version	Status	
	Zephyr (examples TBD)	3.6.0	Done	
RTOS	Embench IoT	1.0	Done	
	Coremark	Pro	Not started	
<b>Embeded Rich OS</b>	Yocto Poky	TODO	Not started	
	SPEC CPU	2017	Done	
	AOSP (userspace)		Done	
	Linux Kernel	TODO	Not started	
	V8	TODO	Not started	
App Rich OS	V8 (Sunspider)	TODO	Not started — discussion needed	
	V8 (Octane)	TODO	Not started — discussion needed	
	V8 (Speedometer)	TODO	Not started — discussion needed	

# **Analysis**

• Script that estimates code size savings by finding/replacing instruction sequences

	Suite	Target	Static Size Reduction	Static Instruction Count Reduction
XTheadMemPair	AOSP	android64_llvm	0.5%	1.5%
	Embench IOT	rtos32_llvm	0.5%	1.5%
		rtos32_gcc	0.5%	1.5%
Zilsd	Embench IOT	rtos32_llvm	2.3%	3.5%
		rtos32_gcc	2.5%	3.6%

## **Analysis Breakdown**

#### aosp

:xtheadmempair: :lwd: 27086 :lwud: 0 :ldd: 3598141 :sdd: 981878 :swd: 10110

#### $embench\_iot\\$

:xtheadmempair: :lwd: 18312 :lwud: 0 :ldd: 0 :sdd: 0 :swd: 3494 :zilsd: :ld: 31982 :cld: 0 :cldsp: 11741 :sd: 6241 :csd: 110 :csdsp: 0

### **Instruction database format**

- Presented Google Sheet format last month
- Text format suggested to manage concurrent work. See prototype
  - Instruction data specified in YAML files.
  - Vendors can be separate.
  - Script aggregates into Asciidoc table.

### **Processor classes**

• See Draft