



# Scalar Efficiency SIG Meeting

*May 2, 2024*

Derek Hower, Qualcomm

# Agenda

- Call for Chair/Vice-chair
- Load/store pair
- Instruction database format
- Discuss processor types / metrics / workloads

# Call for Chair/Vice-chair

- Nominations must be received by **May 10, 2024**
  - Send name, affiliation, qualifications, and short bio to [help@riscv.org](mailto:help@riscv.org)
- Further reading:
  - [Groups & Chairs policy](#) for more information on the process
  - [Chairs Best Practices](#) for more information on chair duties & responsibilities.

# Load/store pair

- Recall: ARC authorized Zilsd (RV32 load/store double into sequential registers) fast-track extension
- Apps & Tools HC has requested that flexible load/store pairs (independent dst regs), included in the SE SIG charter, be considered for consistency and to reduce burden on toolchains.
- Two proposals:

	Alibaba T-Head	Qualcomm	LD/SD (RV32)
Encoding size	32	32	32
Dest Regs	Independently specified	Independently specified	Sequential (even/odd)
Addressing mode	Reg-imm (shifted)	Reg-imm (shifted)	Reg-imm
Src Reg	<b>Independently specified</b>	<b>Implicitly sp</b>	Independently specified
Variants	<b>w, uw (RV64), d (RV64)</b>	<b>b, ub, h, uh, w, uw (RV64), d (RV64)</b> <b>Pre-update/Post-update</b>	d

## Comparison

	Alibaba T-Head	Qualcomm	LD/SD (RV32)
<b>Codepoints per variant</b>	$2^{17}$	$2^{15}$	$2^{22}$
<b>Variants</b>	5	33	2
<b>% SROS per variant</b>	0.0163%	0.0041%	0.5208%
<b>% SROS total</b>	0.0815%	0.1353%	1.0416%
<b>Implicit offset shift</b>	2*data size (aligned to pair)	data size (aligned to single)	0
<b>Offset bits</b>	2	5	12
<b>Offset reach (doubleword)</b>	64 bytes	256 bytes	4096 bytes
<b>SPEC 2006, RVA23 clang 16, -O3 static code size reduction</b>		1.98% Avg 5.51% Max	
<b>% Avg Reduction / % SROS</b>		14.63	

# Load/store pair semantics

- Ideally, consistent semantics across all pair instructions are consistent
- Exceptions:
  - Precise, atomic (both pairs occur or neither does)
  - \*tval written with address causing fault (could be either address)
- Consistency:
  - Each load/store in the pair is independent, can be reordered in global order
  - Non-idempotent memory: implementations have option to trap. If no trap, each load/store must only be performed once (exceptions resolved ahead of time)

# Instruction database format

- Presented Google Sheet format last meeting
- Text format suggested to manage concurrent work. See [prototype](#)
  - Instruction data specified in YAML files.
  - Vendors can be separate.
  - Script aggregates into AsciiDoc table.

# Processor classes

- [See Draft](#)