



PERÚ

Ministerio
del Ambiente

Instituto
Geofísico del Perú

Radio Observatorio de
Jicamarca


TESTBENCH PARA FPGA



- Introducción sobre microelectrónica
- Niveles de abstracción
- Flujo de diseño
- Síntesis
- Simulación
- VHDL Testbench
- FPGA
- Uso de ISE



CIRCUITOS INTEGRADOS



CIRCUITOS INTEGRADOS






Figure 2.11. The composite layout and the resulting cross-sectional view of the chip, showing one nMOS and one pMOS transistor (in the n-well), and the polysilicon and metal interconnections. The final step is to deposit the passivation layer (for protection) over the chip, except over wire-bonding pad areas. After *Atlas of IC Technologies*, by W. Maly [1].

CIRCUITOS INTEGRADOS





Powered by D1YTrade.com

NIVELES DE ABSTRACCIÓN



BARRERA DE ABSTRACCIÓN



NIVELES DE ABSTRACCIÓN

Diseño HDL

BARRERA DE ABSTRACCIÓN


IBM 65nm

UMC 130nm


45nm



FLUJO DE DISEÑO




NIVELES DE ABSTRACCIÓN




NIVELES DE ABSTRACCIÓN


```
1 process (data)
2 begin
3   op <= data/2;
4 end process;
5
6 process (clk)
7 begin
8   if (rising_edge(clk)) then
9     op <= '0' & op(3 downto 1);
10  end if;
11 end process;
12
13 Register : FDRE
14 generic map (
15   INIT => '0')
16 port map (
17   Q => Q,
18   C => C,
19   CE => CE,
20   R => R,
21   D => D
22 );
```



Behavioral




RTL




Structural


SÍNTESIS




Basada en circuito esquemático



Basada en HDL




Testbench simple





Únicamente envía
datos en forma de
estímulos al circuito
bajo prueba, no existe
interacción


Testbench sofisticado



Modela el entorno que
lo rodea conversando
continuamente con el
circuito bajo prueba.
Posibilidad de
autochequeo

SIMULACIÓN






Feature Number	Feature Description	Testing Priority
TD.uAdd1.F1	Block should correctly add numbers	10
TD.uShift1.F1	Shift operations should execute correctly	10
TD.DFF1.F1	Data should be latched correctly	5
TD.DFF2.F2	Data should be latched correctly	5
TD.Mux1.F1	Block should multiplex input data correctly	7
TD.DFF3.F1	Data should be latched correctly	5

Feature List

In addition to **unit** level tests, **group/transactional** tests are defined. Group tests verify more than one feature at a time.



Test Number	Description	Method	Level	Features Verified	Priority	Owner	Completion
TD.uAdd1.F1.T1	Keeping input B at 0, change value A from 0-9, verify result	Simulation	unit	TD.uAdd1.F1	10	Pak	100%
TD.uAdd1.F1.T2	Keeping input A at 0, change value B from 0-9, verify result	Simulation	unit	TD.uAdd1.F1		Pak	100%
TD.uShift1.F1	Shift operations should execute correctly	Formal Verif	unit		10	Flores	0%
TD.Group1.T1	Keep B=0 & SEL = 0, change A from 0 to 9; verify output Z	Simulation	group	TD.uAdd1.F1 TD.Mux1.F1	5	DeLaCruz	25%
TD.Group2.T1	Same as Group1.T1; CLK @ 100 MHz, 50% duty cycle; verify output DFF3/Q	simulation	group	TD.uAdd1.F1 TD.Mux1.F1 TD.DFF3.F1	5	Jackson	50%

Note: This is *not* a complete list.

Test List

Sentencia 'AFTER': Inserta un retardo de tiempo finito a la sentencia anterior

```
-- Please ensure that the constant SIM_TIME is defined prior to the  
-- begin statement in the architecture. Refer to the SIM_TIME Constant Template  
-- for more info.  
  
<signal_name> <= <signal_value> after SIM_TIME;
```

En este caso la asignación de signal_value a signal_name se llevará a cabo luego que pase el tiempo SIM_TIME



Sentencia 'WAIT': Espera a que ocurra un evento determinado, luego que este evento ocurre la ejecución del testbench continúa con la siguiente sentencia.

```
1  wait on <signal_name>;  
2  
3  wait until <signal_name> = <value>;  
4  
5  wait for SIM_TIME;
```

En este caso el primer wait esperará a que ocurra cualquier evento, es decir cualquier cambio de valor de la señal `signal_name`, luego que ocurra este evento el testbench puede proseguir con la siguiente sentencia.

El segundo wait opera de la misma manera pero en este caso esperará a que `signal_name` tenga el valor `value`.


El tercer wait simplemente espera la cantidad de tiempo indicada antes de seguir con la siguiente sentencia.




Generación de señal de clock: Existen varias formas de generar señales de clock. Aquí se muestran dos de ellas, la primera es concurrente y la segunda es secuencial.

```
1  CLK <= not(CLK) after PERIOD/2;  
2  
3  CLK <= '0';  
4  wait for PERIOD/2;  
5  CLK <= '1';  
6  wait for PERIOD/2;
```










Interconexión entre celdas lógicas





Interconexión entre celdas lógicas en el Spartan 6 de Xilinx




CLB: Configurable Logic Block del Spartan 6 de Xilinx



Feature	SLICEX	SLICEL	SLICEM
6-Input LUTs	√	√	√
8 Flip-flops	√	√	√
Wide Multiplexers		√	√
Carry Logic		√	√
Distributed RAM			√
Shift Registers			√


3 tipos de Slices en el Spartan 6 de Xilinx






Slice del tipo SLICEX del Spartan 6 de Xilinx





CPLD vs FPGA




FPGA Comparison Table


	Spartan-6	Artix-7	Kintex-7	Virtex-7	Kintex UltraScale	Virtex UltraScale
Logic Cells	147,443	215,360	477,760	1,954,560	1,160,880	4,432,680
BlockRAM	4.8Mb	13Mb	34Mb	68Mb	76Mb	132.9Mb
DSP Slices	180	740	1,920	3,600	5,520	2,880
DSP Performance (symmetric FIR)	140GMACs	930GMACs	2,845GMACs	5,335GMACs	8,180 GMACs	4,268 GMACs
Transceiver Count	8	16	32	96	64	120
Transceiver Speed	3.2 Gb/s	6.6 Gb/s	12.5 Gb/s	28.05 Gb/s	16.3 Gb/s	32.75 Gb/s
Total Transceiver Bandwidth (full duplex)	50 Gb/s	211 Gb/s	800 Gb/s	2,784 Gb/s	2,086 Gb/s	5,886 Gb/s
Memory Interface (DDR3)	800	1,066	1,866	1,866	2,400	2,400
PCI Express® Interface	x1 Gen1	x4 Gen2	x8 Gen2	x8 Gen3	x8 Gen3	x8 Gen3
Analog Mixed Signal (AMS)/XADC	-	XADC	XADC	XADC	System Monitor	System Monitor
Configuration AES	Yes	Yes	Yes	Yes	Yes	Yes
I/O Pins	576	500	500	1,200	832	1,456
I/O Voltage	1.2V – 3.3V	1.2V – 3.3V	1.2V – 3.3V	1.2V – 3.3V	1.0 – 3.3V	1.0 – 3.3V

Please refer to the device data sheets for the latest product information.


USO DE ISE



USO DE ISE



USO DE ISE



The screenshot shows the ISE Project Navigator (P.20131013) interface. The 'New Project Wizard' dialog is open, displaying 'Project Settings'. The 'Device' property is highlighted with a red circle. The 'Recent projects' list on the left includes 'prueba_radar', 'Radar_Controller_v_1_0', and 'radar_controller'. The 'Additional resources' section on the left lists 'Tutorials on the Web', 'Design Resources', and 'Application Notes'. The 'Errors' window at the bottom is empty.

New Project Wizard
Project Settings
Specify device and project properties.

Select the device and design flow for the project.


Property Name	Value
Evaluation Development Board	None Specified
Product Category	All
Family	Spartan6
Device	x6SLX9
Package	TQG144
Speed	-3
Top-Level Source Type	RTL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	VHDL
Property Specification in Project File	Store all values
Manual Compile Order	
VHDL Source Analysis Standard	VHDL-200X

More Info < Back Next > Cancel


Errors

Console Errors Warnings Find in Files Results

USO DE ISE



USO DE ISE



USO DE ISE



ISE Project Navigator (P.20131013) - C:\PPT\Presentations\Presentacion test bench\prueba\prueba.ise

File Edit View Project Source Process Tools Windows Layout Help

Design

View: Implementation Simulation

Hierarchy

xc5ab9-3tag144

Empty View

The view currently contains no files. You can add files to the project using the toolbar at left, commands from the Project menu, and by using the Design, Files, and Libraries panels.

Use:

- New Source: To create a new source file.
- Add Source: To add an existing file to the project.
- Add Copy of Source: To copy an existing file to the project directory and add it to the

No Processes Running

No single design module is selected.

Design Libraries

Start Design Files Libraries

New Source Wizard

Define Module

Specify ports for module.

Entity name: prueba

Architecture name: Behavioral

Port Name	Direction	Bus	MSB	LSB
a	in	<input type="checkbox"/>		
clock	in	<input type="checkbox"/>		
reset	in	<input type="checkbox"/>		
x	out	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		
	in	<input type="checkbox"/>		


More Info < Back Next > Cancel


Errors

Console Errors Warnings Find in Files Results

Add a new source to the project

USO DE ISE





USO DE ISE



ISE Project Navigator (P.20131013) - E:\PPT Presentations\Presentation testbench\prueba\prueba.ise - [prueba.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- prueba
- xc6dx9-3tgg144
- prueba - FSM (E:\PPT Presentations\Presentation testbench\prueba\prueba.vhd)

Processes: prueba - FSM

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- Implement Design
- Generate Programming File
- Configure Target Device
- Analyze Design Using ChipScope

No Processes Running

Implement Top Module

File/Path Display

Expand All

Collapse All

Find... Ctrl+F

Design Properties...

Source Properties...

```
1  -- Company:
2  -- Engineer:
3
4  -- Create Date:    17:35:27 01/26/2015
5  -- Design Name:
6  -- Design Name:    prueba - Behavioral
7  -- Project Name:
8  -- Device:
9  -- Constraints:
10 -- Options:
11 -- Libraries:
12
13 -- Top:
14 -- Top:    ON 0.01 - File Created
15 -- Additional Comments:
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
```

entity prueba is

Port (a : in STD_LOGIC;

clock : in STD_LOGIC;

Design Summary (out of date)

Language Templates

Errors


Console Errors Warnings Find in Files Results

Add a new source to the project


Ln 14 Col 3 Vhdl




USO DE ISE



USO DE ISE



USO DE ISE



USO DE ISE

