Introduction to Digital Logic Design Lab EECS 31L

Lab #5

Steven Tabilisma 16326339

03/13/22

1 Objective

The objective of this lab was to create the final two lower level controller modules for the processor and ALU, and then implement them in order to finally complete the RISC-V processor.

2 Procedure

Controller

The design of the lower level modules in this lab were very simple. While it was suggested to use concurrent assignments, I made use of a procedural block of case statements to implement this module. Using the simple table provided to us, I read the opcode then output the correct values to the 6 outputs.

```
Controller.v
C:/Users/Steven/Desktop/Verilog/Lab4/Controller/Controller.srcs/sources_1/new/Controller.v
`timescale lns / lps
     // Module definition
 6 - module controller (
     ALUSrc , MemtoReg , RegWrite , MemRead , MemWrite ,
    ALUOp
10
    );
11
12
13
     // Define the input and output signals
    input [6:0]Opcode;
14
15
     output wire[1:0] ALUOp;
16
     output reg RegWrite;
17
     output reg ALUSrc;
     output reg MemRead;
19
     output reg MemWrite;
20
     output reg MemtoReg;
21
22
     reg tALUOp;
     assign ALUOp = tALUOp;
23
24
    // Define the Controller modules behavior
25
26 always @(Opcode)
27 begin
28 🗇
        case (Opcode)
29 🖨
            7'b0110011 : begin
30 ¦
              tALUOp = 2'bl0;
31
                RegWrite = 1;
32
               ALUSrc = 0;
33
                MemRead = 0;
34
               MemWrite = 0;
               MemtoReg = 0;
35
36 🖨
               end
37
38
39 🖶
           7'b0010011 : begin
40 |
            tALUOp = 2'b00;
RegWrite = 1;
               ALUSrc = 1;
MemRead = 0;
42
43
               MemWrite = 0;
MemtoReg = 0;
44
45
46 🖨
               end
48 🖨
           7'b00000011 : begin
            tALUOp = 2'b01;
49
               RegWrite = 1;
              ALUSrc = 1;

MemRead = 1;

MemWrite = 0;

MemtoReg = 1;
51
52
53
54
55 🖨
               end
56
57
          7'b0100011 : begin
58 🖨
              tALU0p = 2'b01;
59
               RegWrite = 0;
60
               ALUSrc = 1;
61
               MemRead = 0;
62
63
               MemWrite = 1;
               MemtoReg = 0;
65 🖨
                end
66
68 🖨
        endcase
69 🖨 end
71 🖨 endmodule // Controller
72
```

ALU Controller

The ALU controller was also very similar to the Controller module in terms of simplicity. Rather than using case statements however, I simply designed use three if conditionals with nested conditions within them. The outer tree was based on the ALUop input and based on this I would check for which funct3 input was given, and then funct7 if necessary. I would simply output the corresponding operation code.

ALUController.v

 $C:/Users/Steven/Desktop/Verilog/Lab4/ALUController/ALUController.srcs/sources_1/new/ALUController.verilog/Lab4/ALUController.yet/alucont$

```
Q \mid \square \mid \wedge \mid \rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid \square \mid \Omega \mid Q \mid
 1 'timescale lns / lps
      // Module definition
4 module ALUController (
5 ALUOp , Funct7 , Funct3 , Operation
     // Define the input and output signals
9 input [1:0]ALUOp;
10 input [6:0]Funct7;
11
     input [2:0] Funct3;
12 output wire[3:0]Operation;
13 reg tOperation;
14
     assign Operation = tOperation;
15
16 // Define the ALUController modules behavior
17
18 \stackrel{\cdot}{\ominus} always @(ALUOp or Funct7 or Funct3)
19 🖯 begin
20 🖨
        if (ALUOp == 2'bl0) begin
21 🖯
             if ((Funct7 == 7'b00000000) && (Funct3 ==3'b111))
22 🖨
                 tOperation = 4'b0000;
23
24 🖨
             if ((Funct7 == 7'b00000000) && (Funct3 ==3'b110))
25 🖨
                 tOperation = 4'b0001;
26 :
27 😓
           if ((Funct7 == 7'b00000000) && (Funct3 ==3'b100))
28 🖨
                 tOperation = 4'b1100;
29
30 🖨
           if ((Funct7 == 7'b00000000) && (Funct3 ==3'b010))
31 🖨
                 tOperation = 4'b0111;
32 ;
33 🖨
           if ((Funct7 == 7'b00000000) && (Funct3 ==3'b000))
                 tOperation = 4'b0010;
34 🖨
35
36 🖨
             if ((Funct7 == 7'b0100000) && (Funct3 ==3'b000))
37 🗀
                 tOperation = 4'b0110;
38 🖨
         end
39
40 :
41
42 👨
        if (ALUOp == 2'b00) begin
43 🖨
            if (Funct3 == 3'b111)
                 tOperation = 4'b0000;
44 🖨
45 🖨
             if (Funct3 == 3'b110)
46 🗎
                 tOperation = 4'b0001;
47 🖨
             if (Funct3 == 3'b100)
48 🖨
                 tOperation = 4'b1100;
49 ⊝
             if (Funct3 == 3'b010)
50 🖨
                 tOperation = 4'b0111;
51 🖯
             if (Funct3 == 3'b000)
52 🖨
                 tOperation = 4'b0010;
53 🖨
        end
54
55 🖨
         if (ALUOp == 2'b01) begin
56 🖯
             if (Funct3 == 3'b010)
57 🖨
                 tOperation = 4'b0010;
58 🖨
         end
59 🖨 end
60 ← endmodule // ALUController
```

<


Processor

This was the final and complete processor essentially but interestingly enough it was not as hard to implement as the data path was. I suppose this was because it contained far less modules. I simply wired the necessary components together and connected the clock and reset inputs, then made sure datapath was connected to the output of the module. After that the processor was complete and

after running the provided testbench it was done.

```
processor.v
C:/Users/Steven/Desktop/Verilog/Lab4/Processor/Processor.srcs/sources_1/new/processor.v
Q | 🛗 | ← | → | 🐰 | 📵 | 🛍 | 🗶 | // | 🕮 | ፫⊑ | ♀
     `timescale lns / lps
3 ⊝ module processor
     input clk , reset ,
     output [31:0] Result
    wire [6:0]Funct7;
10
    wire [2:0]Funct3;
11
    wire [6:0]opcode;
    wire [1:0]ALUOp;
13
    wire RegWrite;
    wire ALUSrc;
15
    wire MemRead;
    wire MemWrite;
     wire MemtoReg;
    wire [3:0]Operation;
20
    wire [31:0]tResult;
21
     assign Result = tResult;
22
23
24
     // Define the processor modules behavior
25
26 data_path data_pathInst(
        .clk(clk),
28
         .reset(reset),
29
        .reg_write(RegWrite),
30
         .mem2reg(MemtoReg),
         .alu_src(ALUSrc),
32
         .mem_write(MemWrite),
         .mem_read(MemRead),
         .alu_cc(Operation),
         .opcode (opcode),
36
         .funct7(Funct7),
37
         .funct3(Funct3),
38
         .alu result(tResult)
39 🖨
40
41 \stackrel{.}{\ominus} controller controllerInst(
42
         .Opcode (opcode),
         .ALUOp (ALUOp),
43
44
         .RegWrite(RegWrite),
45
         .ALUSrc(ALUSrc),
46
         .MemRead (MemRead)
47
         .MemWrite (MemWrite),
48
         .MemtoReg(MemtoReg)
49 🗎 );
51 - ALUController ALUControllerInst(
        .Funct7 (Funct7),
53
         .Funct3 (Funct3),
54
         .ALUOp (ALUOp),
55
         .Operation(Operation)
56 🗎 );
58
59 endmodule // processor
```

3 Simulation Results



Processor Implementation

As seen in the screenshot I was only able to pass 2 test cases. The two that I passed were any zero outputs from the datapath. This shows that my higher level implementation is correct, but that one of my lower level modules is incorrect. However, I know that the reason for this failure is in my datapath module and more specifically the regfile. When running the test bench for the datapath module, only two cases successfully pass. Both cases have the result of the ALU as zero. Although I am unsure why, my regfile refuses to store data to the registers, meaning that nothing is able to be read except for the default values of the registers which is zero. Overall, the structure of the processor is correctly implemented, and the controllers are properly designed.