

# RISC-V Instruction Set Summary

31:25	24:20	19:15	14:12	11:7	6:0	
funct7	rs2	rs1	funct3	rd	op	R-Type
imm <sub>11:0</sub>		rs1	funct3	rd	op	I-Type
imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	op	S-Type
imm <sub>12,10:5</sub>	rs2	rs1	funct3	imm <sub>4:1,11</sub>	op	B-Type
imm <sub>31:12</sub>				rd	op	U-Type
imm <sub>20,10:1,11,19:12</sub>				rd	op	J-Type
fs3	funct2	fs2	fs1	funct3	fd	op
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits

**Figure B.1 RISC-V 32-bit instruction formats**

- imm: signed immediate in imm<sub>11:0</sub>
- uimm: 5-bit unsigned immediate in imm<sub>4:0</sub>
- upimm: 20 upper bits of a 32-bit immediate, in imm<sub>31:12</sub>
- Address: memory address: rs1 + SignExt(imm<sub>11:0</sub>)
- [Address]: data at memory location Address
- BTA: branch target address: PC + SignExt({imm<sub>12:1</sub>, 1'b0})
- JTA: jump target address: PC + SignExt({imm<sub>20:1</sub>, 1'b0})
- label: text indicating instruction address
- SignExt: value sign-extended to 32 bits
- ZeroExt: value zero-extended to 32 bits
- csr: control and status register

**Table B.1 RV32I: RISC-V integer instructions**

op	funct3	funct7	Type	Instruction	Description	Operation
0000011 (3)	000	–	I	lb rd, imm(rs1)	load byte	rd = SignExt([Address] <sub>7:0</sub> )
0000011 (3)	001	–	I	lh rd, imm(rs1)	load half	rd = SignExt([Address] <sub>15:0</sub> )
0000011 (3)	010	–	I	lw rd, imm(rs1)	load word	rd = [Address] <sub>31:0</sub>
0000011 (3)	100	–	I	lbu rd, imm(rs1)	load byte unsigned	rd = ZeroExt([Address] <sub>7:0</sub> )
0000011 (3)	101	–	I	lhu rd, imm(rs1)	load half unsigned	rd = ZeroExt([Address] <sub>15:0</sub> )
0010011 (19)	000	–	I	addi rd, rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli rd, rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	–	I	slti rd, rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	–	I	sltiu rd, rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	–	I	xori rd, rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srlr rd, rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai rd, rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	–	I	ori rd, rs1, imm	or immediate	rd = rs1   SignExt(imm)
0010011 (19)	111	–	I	andi rd, rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	–	–	U	auipc rd, upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	–	S	sb rs2, imm(rs1)	store byte	[Address] <sub>7:0</sub> = rs2 <sub>7:0</sub>
0100011 (35)	001	–	S	sh rs2, imm(rs1)	store half	[Address] <sub>15:0</sub> = rs2 <sub>15:0</sub>
0100011 (35)	010	–	S	sw rs2, imm(rs1)	store word	[Address] <sub>31:0</sub> = rs2
0110011 (51)	000	0000000	R	add rd, rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub rd, rs1, rs2	sub	rd = rs1 – rs2
0110011 (51)	001	0000000	R	sll rd, rs1, rs2	shift left logical	rd = rs1 << rs2 <sub>4:0</sub>
0110011 (51)	010	0000000	R	slt rd, rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu rd, rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd, rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd, rs1, rs2	shift right logical	rd = rs1 >> rs2 <sub>4:0</sub>
0110011 (51)	101	0100000	R	sra rd, rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 <sub>4:0</sub>
0110011 (51)	110	0000000	R	or rd, rs1, rs2	or	rd = rs1   rs2
0110011 (51)	111	0000000	R	and rd, rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	–	–	U	lui rd, upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	–	B	beq rs1, rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	–	B	bne rs1, rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	–	B	blt rs1, rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	–	B	bge rs1, rs2, label	branch if ≥	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	–	B	bltu rs1, rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	–	B	bgeu rs1, rs2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	–	I	jalr rd, rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	–	–	J	jal rd, label	jump and link	PC = JTA, rd = PC + 4

\*Encoded in instr<sub>31:25</sub>, the upper seven bits of the immediate field

**Table B.2 RV64I: Extra integer instructions**

op	funct3	funct7	Type	Instruction	Description	Operation
0000011 (3)	011	–	I	ld rd, imm(rs1)	load double word	$rd = [Address]_{63:0}$
0000011 (3)	110	–	I	lwu rd, imm(rs1)	load word unsigned	$rd = ZeroExt([Address]_{31:0})$
0011011 (27)	000	–	I	addiw rd, rs1, imm	add immediate word	$rd = SignExt((rs1 + SignExt(imm))_{31:0})$
0011011 (27)	001	0000000	I	slliw rd, rs1, uimm	shift left logical immediate word	$rd = SignExt((rs1_{31:0} \ll uimm)_{31:0})$
0011011 (27)	101	0000000	I	srliw rd, rs1, uimm	shift right logical immediate word	$rd = SignExt((rs1_{31:0} \gg uimm)_{31:0})$
0011011 (27)	101	0100000	I	sraiw rd, rs1, uimm	shift right arith. immediate word	$rd = SignExt((rs1_{31:0} \ggg uimm)_{31:0})$
0100011 (35)	011	–	S	sd rs2, imm(rs1)	store double word	$[Address]_{63:0} = rs2$
0111011 (59)	000	0000000	R	addw rd, rs1, rs2	add word	$rd = SignExt((rs1 + rs2)_{31:0})$
0111011 (59)	000	0100000	R	subw rd, rs1, rs2	subtract word	$rd = SignExt((rs1 - rs2)_{31:0})$
0111011 (59)	001	0000000	R	sllw rd, rs1, rs2	shift left logical word	$rd = SignExt((rs1_{31:0} \ll rs2_{4:0})_{31:0})$
0111011 (59)	101	0000000	R	srlw rd, rs1, rs2	shift right logical word	$rd = SignExt((rs1_{31:0} \gg rs2_{4:0})_{31:0})$
0111011 (59)	101	0100000	R	sraw rd, rs1, rs2	shift right arithmetic word	$rd = SignExt((rs1_{31:0} \ggg rs2_{4:0})_{31:0})$

In RV64I, registers are 64 bits, but instructions are still 32 bits. The term “word” generally refers to a 32-bit value. In RV64I, immediate shift instructions use 6-bit immediates:  $uimm_{5:0}$ ; but for word shifts, the most significant bit of the shift amount ( $uimm_5$ ) must be 0. Instructions ending in “w” (for “word”) operate on the lower half of the 64-bit registers. Sign- or zero-extension produces a 64-bit result.