RISC-V Instruction Set Summary

	31	31:25 24:2			14:12	11:7	6:0	_
	fun	ct7	rs2	rs1	funct3	rd	ор	R-Type
	imm₁	1:0		rs1	funct3	rd	ор	I-Type
	imm₁	1:5	rs2	rs1	funct3	imm _{4:0}	ор	S-Type
	imm ₁	2,10:5	rs2	rs1	funct3	imm _{4:1,11}	ор	B-Type
	imm ₃	1:12			rd	ор	U-Type	
	imm ₂	0,10:1,11,19	9:12		rd	ор	J-Type	
	fs3	funct2	fs2	fs1	funct3	fd	ор	R4-Type
٠	5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	-

Figure B.1 RISC-V 32-bit instruction formats

imm: signed immediate in imm_{11:0}
uimm: 5-bit unsigned immediate in imm_{4:0}
upimm: 20 upper bits of a 32-bit immediate, in imm_{31:12}
Address: memory address: rs1 + SignExt(imm_{11:0})

• [Address]: data at memory location Address

 $\label{eq:problem} \begin{array}{lll} \bullet \ \mathsf{BTA:} & branch \ \mathsf{target} \ \mathsf{address:} \ \mathsf{PC} + \mathsf{SignExt}(\{\mathsf{imm}_{12:1}, 1'b0\}) \\ \bullet \ \mathsf{JTA:} & \mathsf{jump} \ \mathsf{target} \ \mathsf{address:} \ \mathsf{PC} + \mathsf{SignExt}(\{\mathsf{imm}_{20:1}, 1'b0\}) \\ \bullet \ \mathsf{label:} & \mathsf{text} \ \mathsf{indicating} \ \mathsf{instruction} \ \mathsf{address} \\ \bullet \ \mathsf{SignExt:} & \mathsf{value} \ \mathsf{sign-extended} \ \mathsf{to} \ 32 \ \mathsf{bits} \\ \end{array}$

ZeroExt: value zero-extended to 32 bits csr: control and status register

Table B.1 RV32I: RISC-V integer instructions

op	funct3	funct7	Type	Instruc	tion		Description	Operation
0000011 (3)	000	_	I	1b	rd,	imm(rs1)	load byte	rd = SignExt([Address] _{7:0})
0000011 (3)	001	_	I	1h	rd,	imm(rs1)	load half	rd = SignExt([Address] _{15:0})
0000011 (3)	010	_	I	1w	rd,	imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	_	I	1bu	rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	-	I	1hu	rd,	imm(rs1)	load half unsigned	rd = ZeroExt([Address] _{15:0})
0010011 (19)	000	_	I	addi	rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000^*	I	slli	rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	_	I	slti	rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	_	I	sltiu	rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	_	I	xori	rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli	rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai	rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	-	I	ori	rd,	rs1, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	_	I	andi	rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	_	-	U	auipc	rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	_	S	sb		imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	-	S	sh		imm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	-	S	SW		imm(rs1)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	R	add	rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub	rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	s11	rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	slt	rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu	rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor	rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl	rd,	rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R	sra	rd,	rs1, rs2	shift right arithmetic	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	110	0000000	R	or	rd,	rs1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and	rd,	rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	-	-	U	lui	rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	-	В	beq		rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	_	В	bne		rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В	blt		rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	_	В	bge		rs2, label	branch if ≥	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	_	В	bltu		rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	_	В	bgeu		rs2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)		_	I	jalr	rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	_	_	J	jal	rd,	label	jump and link	PC = JTA, $rd = PC + 4$

 $^{^{\}star}\text{Encoded}$ in $\text{instr}_{31:25}$, the upper seven bits of the immediate field

Table B.2 RV64I: Extra integer instructions

op	funct3	funct7	Type	Instruction	Description	Operation
0000011 (3)	011	_	I	ld rd, imm(rs1)	load double word	rd=[Address] _{63:0}
0000011 (3)	110	_	I	lwu rd, imm(rs1)	load word unsigned	rd=ZeroExt([Address] _{31:0})
0011011 (27)	000	_	I	addiw rd, rs1, imm	add immediate word	rd=SignExt((rs1+SignExt(imm)) _{31:0})
0011011 (27)	001	0000000	I	slliw rd, rs1, uimm	shift left logical immediate word	$rd = SignExt((rs1_{31:0} << uimm)_{31:0})$
0011011 (27)	101	0000000	I	srliw rd, rs1, uimm	shift right logical immediate word	rd=SignExt((rs1 _{31:0} >> uimm) _{31:0})
0011011 (27)	101	0100000	I	sraiw rd, rs1, uimm	shift right arith. immediate word	rd=SignExt((rs1 _{31:0} >>> uimm) _{31:0})
0100011 (35)	011	_	S	sd rs2, imm(rs1)	store double word	[Address] _{63:0} = rs2
0111011 (59)	000	0000000	R	addw rd, rs1, rs2	add word	$rd = SignExt((rs1 + rs2)_{31:0})$
0111011 (59)	000	0100000	R	subw rd, rs1, rs2	subtract word	rd=SignExt((rs1-rs2) _{31:0})
0111011 (59)	001	0000000	R	sllw rd, rs1, rs2	shift left logical word	$rd = SignExt((rs1_{31:0} << rs2_{4:0})_{31:0})$
0111011 (59)	101	0000000	R	srlw rd, rs1, rs2	shift right logical word	rd=SignExt((rs1 _{31:0} >> rs2 _{4:0}) _{31:0})
0111011 (59)	101	0100000	R	sraw rd, rs1, rs2	shift right arithmetic word	rd=SignExt((rs1 _{31:0} >>> rs2 _{4:0}) _{31:0})

In RV64I, registers are 64 bits, but instructions are still 32 bits. The term "word" generally refers to a 32-bit value. In RV64I, immediate shift instructions use

on the lower half of the 64	but for word shifts, the most sign-bit registers. Sign- or zero-exter	gnificant bit of the shift amo nsion produces a 64-bit resu	unt (uimm ₅) must be 0. Insti lt.	ructions ending in "w" (for "	word") operate