


Author: Carsten Herting (Slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /
File: 8-Bit CPU 32k.sch


Title: Minimal CPU System

Size: A4 Date: 2021-04-16
KiCad E.D.A. kicad (5.1.5)-3


Rev: 1.5
Id: 1/10




Author: Carsten Herting (Slu4)	
License: CC BY-NC-SA 3.0	
creativecommons.org/licenses/by-nc-sa/3.0/deed.en	
Sheet: /Reg A/	
File: RegA.sch	
Title: A Register	
Size: A4	Date: 2021-04-16
KiCad E.D.A. kicad (5.1.5)-3	Rev: 1.5
	Id: 2/10



A falling edge at RX activates the counter for the duration of one 10 bits.
Then, this shift register remains frozen and DR is signaled.



NAND_D used in TX



Author: Carsten Herting (Slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /UART Receiver/
File: UART_RX.sch

Title: UART Receiver


Size: A4 Date: 2021-04-16

KiCad E.D.A. kicad (5.1.5)-3

Rev: 1.5

Id: 4/10

Transfers bus data only
during second clockphase.



Author: Carsten Herting (Slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /UART Transmitter/
File: UART_TX.sch


Title: UART Transmitter

Size: A4 Date: 2021-04-16

KiCad E.D.A. kicad (5.1.5)-3

Rev: 1.5

Id: 5/10



Author: Carsten Herting (Slu4)
 License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en


Sheet: /PC/
 File: PC.sch

Title: Program Counter

Size: A4
 KiCad E.D.A. kicad (5.1.5)-3

Date: 2021-04-16

Rev: 1.5
 Id: 6/10




Author: Carsten Herting (Slu4)
 License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en







Sheet: /Reg B/
 File: RegB.sch

Title: B Register

Size: A4 Date: 2021-04-16
 KiCad E.D.A. kicad (5.1.5)-3

Rev: 1.5
 Id: 7/10





Author: Carsten Herting (Slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /Control Logic/
File: IR.sch

Title: Control Logic

Size: A4
KiCad E.D.A. kicad (5.1.5)-3

Date: 2021-04-16

Rev: 1.5
Id: 9/10



Sheet: /Clock and Reset/
File: ClockAndReset.sch

Id: 10/10