SPI and I²S registers 28.5

The peripheral registers have to be accessed by half-words (16 bits) or words (32 bits).

28.5.1 SPI control register 1 (SPI CR1) (not used in I2S mode)

Address offset: 0x00

Reset value: 0x0000



Bit 14 BIDIOE: Output enable in bidirectional mode

This bit combined with the BIDImode bit selects the direction of transfer in bidirectional mode

- 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode)

Note: This bit is not used in t2S mode.

In master mode, the MOSI pin is used while the MISO pin is used in slave mode.

Bit 13 CRCEN: Hardware CRC calculation enable

- 0: CRC calculation disabled
- 1: CRC calculation enabled

Note: This bit should be written only when SPI is disabled (SPE = '0') for correct operation. It is not used in I2S mode.

Bit 12 CRCNEXT: CRC transfer next

- 0: Data phase (no CRC phase)
- 1: Next transfer is CRC (CRC phase)

Note: When the SPI is configured in full duplex or transmitter only modes. CRCNEXT must be

written as soon as the last data is written to the SPI_DR register.

When the SPI is configured in receiver only mode, CRCNEXT must be set after the second last data reception.

This bit should be kept cleared when the transfers are managed by DMA. It is not used in I²S mode.

Bit 11 DFF: Data frame format

- 0: 8-bit data frame format is selected for transmission/reception
- 1: 16-bit data frame format is selected for transmission/reception

Note: This bit should be written only when SPI is disabled (SPE = '0') for correct operation. It is not used in I²S mode.

Bit 10 RXONLY: Receive only

This bit combined with the BIDImode bit selects the direction of transfer in 2-line unidirectional mode. This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.

- 0: Full duplex (Transmit and receive)
- 1: Output disabled (Receive-only mode)

Note: This bit is not used in I2S mode

Bit 9 SSM: Software slave management

When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.

- 0: Software slave management disabled
- 1: Software slave management enabled

Note: This bit is not used in I²S mode and SPI TI mode

Bit 8 SSI: Internal slave select

This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the IO value of the NSS pin is ignored

Note: This bit is not used in I²S mode and SPI TI mode

Bit 7 LSBFIRST: Frame format

- 0: MSB transmitted first
- 1: LSB transmitted first

Note: This bit should not be changed when communication is ongoing

It is not used in I²S mode and SPI TI mode

Bit 6 SPE: SPI enable

- 0: Peripheral disabled
- 1: Peripheral enabled

Note: This bit is not used in I2S mode.

When disabling the SPI, follow the procedure described in Section 28.3.8.

Bits 5.3 BR[2:0]: Baud rate control

- 000: fpclk/2
- 001: fpcLK/4
- 010: f_{PCLK}/8
- 011: fpcLK/16
- 100: f_{PCLK}/32
- 101: fpcLK/64
- 110: fpcLK/128

111: fpcLK/256 Note: These bits should not be changed when communication is ongoing They are not used in I²S mode

Bit 2 MSTR: Master selection

- 0: Slave configuration
- 1: Master configuration

Note: This bit should not be changed when communication is ongoing It is not used in I2S mode.

SPI control register 2 (SPI_CR2) 28.5.2

Address offset: 0x04

Reset value: 0x0000



Bit 7 TXEIE: Tx buffer empty interrupt enable

- 0: TXE interrupt masked
- 1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set.

Bit 6 RXNEIE: RX buffer not empty interrupt enable

- 0: RXNE interrupt masked
- 1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is

Bit 5 ERRIE: Error interrupt enable

This bit controls the generation of an interrupt when an error condition occurs)(CRCERR, OVR, MODF in SPI mode, FRE in TI mode and UDR, OVR, and FRE in I^2 S mode).

0: Error interrupt is masked

1: Error interrupt is enabled

Bit 4 FRF: Frame format

0: SPI Motorola mode

1 SPI TI mode

Note: This bit is not used in I²S mode.

Bit 3 Reserved. Forced to 0 by hardware.

Bit 2 SSOE: SS output enable

- 0: SS output is disabled in master mode and the cell can work in multimaster configuration
- 1: SS output is enabled in master mode and when the cell is enabled. The cell cannot work in a multimaster environment.

Note: This bit is not used in I2S mode and SPI TI mode

Bit 1 TXDMAEN: Tx buffer DMA enable

When this bit is set, the DMA request is made whenever the TXE flag is set.

- 0: Tx buffer DMA disabled
- 1: Tx buffer DMA enabled

Bit 0 RXDMAEN: Rx buffer DMA enable

When this bit is set, the DMA request is made whenever the RXNF flag is set.

- 0: Rx buffer DMA disabled
- 1: Rx buffer DMA enabled

Bit1 CPOL: Clock polarity
0: CK to 0 when idle
1: CK to 1 when idle
Note: This bit should not be changed when communication is ongoing.
It is not used in I²S mode and SPI TI mode.

Bit 0 CPHA: Clock phase
0. The first clock transition is the first data capture edge
1. The second clock transition is the first data capture edge
Note: This bit should not be changed when communication is ongoing.
It is not used in I²S mode and SPI TI mode.