MICROS 32 BITS STM - Interrupciones

ROBINSON JIMENEZ MORENO











INTERRUPCION









Interrupciones en ARM Cortex-M

Soporta hasta 240 fuentes de interrupción con 256 niveles de prioridad. (M4)

Periféricos Externos

Las mas básicas son:

Generadas por fuentes externas: La petición de interrupción se puede generar tanto por nivel como por flanco en el pin correspondiente

EXTI0,1,2,...

Interrupciones generadas por los periféricos internos. Temporizadores/Contadores donde cada fuente de interrupción tiene asociado su propio vector de interrupción para localizar el manejador.







Los ARM Cortex-M disponen de un controlador de interrupciones: Nested Vectored Interrupt Controller (NVIC)

Cuando se produce una interrupción el NVIC compara la prioridad de esta interrupción (Pi) con el nivel de prioridad de ejecución actual (Pa),

Si Pi > Pa se ejecuta el manejador de la interrupción

Las interrupciones puede ser habilitadas / inhibidas

CMSIS HAL (Hardware Abstraction Layer) utiliza números de IRQ (IRQn) para identificar las interrupciones.

La primera interrupción de dispositivo tiene el IRQn = 0, se utilizan valores negativos de IRQn para las "processor core exceptions". El fichero stm32f4xx.h contiene el Interrupt Number Definition: proporciona los números de interrupción (IRQn) para todas las interrupciones y excepciones.










```
@brief STM32F4XX Interrupt Number Definition, according to the selected device in @ref Library_configuration_section
typedef enum IRQn
***** Cortex-M4 Processor Exceptions Numbers **********************
                                        /*!< 2 Non Maskable Interrupt
/*!< 4 Cortex-M4 Memory Management Interrupt
                              = -14.
 NonMaskableInt_IROn
 MemoryManagement_IRQn
                              = -12.
 BusFault_IROn
                                     /*! < 5 Cortex-M4 Bus Fault Interrupt
                              = -11.
 UsageFault_IROn
                             = -10.
                                        /*! < 6 Cortex-M4 Usage Fault Interrupt
                             = -5,
                                      /*!< 11 Cortex-M4 SV Call Interrupt
 SVCall_IRQn
 DebugMonitor_IRQn
                              = -4.
                                        /*!< 12 Cortex-M4 Debug Monitor Interrupt
                                        /*! < 14 Cortex-M4 Pend SV Interrupt
 PendSV_IRQn
 SysTick_IRQn
                                        /*!< 15 Cortex-M4 System Tick Interrupt
/***** STM32 specific Interrupt Numbers ******
                              - 0.
                                        /*! < Window WatchDog Interrupt
 WWDG IROn
 PVD_IRQn
                                        /*!< PVD through EXTI Line detection Interrupt
                                      /*!< Tamper and TimeStamp interrupts through the EXTI line
 TAMP_STAMP_IRQN
                                        /*! < RTC Wakeup interrupt through the EXTI line
 RTC_WKUP_IRQn
                              = 3.
                              - 4.
                                        /*! < FLASH global Interrupt
 FLASH_IRQn
                                        /*!< RCC global Interrupt
 RCC_IRQn
 EXTIO_IRQn
                                        /*!< EXTI LineO Interrupt
                              = 6.
                              - 7.
 EXTI1_IRQn
                                        /*!< EXTI Line1 Interrupt
 EXTI2_IRQn
                              - 8.
                                        /*!< EXTI Line2 Interrupt
                              = 9.
 EXTI3_IRQn
                                        /*!< EXTI Line3 Interrupt
                                        /*!< EXTI Line4 Interrupt
 EXTI4_IRQn
                              = 10.
                                        /*! < DMA1 Stream 0 global Interrupt
                              = 11.
 DMA1_StreamO_IRQn
 DMA1_Stream1_IRQn
                              = 12.
                                        /*!< DMA1 Stream 1 global Interrupt
                              = 13.
                                        /*!< DMA1 Stream 2 global Interrupt
 DMA1_Stream2_IROn
 DMA1_Stream3_IRQn
                              = 14.
                                        /*!< DMA1 Stream 3 global Interrupt
                              = 15.
                                        /*! < DMA1 Stream 4 global Interrupt
 DMA1_Stream4_IRQn
                                        /*! < DMA1 Stream 5 global Interrupt
 DMA1_Stream5_IROn
                              = 16.
                              = 17.
                                        /*!< DMA1 Stream 6 global Interrupt
 DMA1_Stream6_IRQn
                                        /*! < ADC1, ADC2 and ADC3 global Interrupts
 ADC_IRQn
                              = 18.
                                        /*! < CAN1 TX Interrupt
 CAN1_TX_IRQn
                              - 19.
 CAN1_RX0_IRQn
                              = 20.
                                        /*! < CAN1 RXO Interrupt
                                        /*!< CAN1 RX1 Interrupt
 CAN1_RX1_IRQn
                              = 21.
 CAN1_SCE_IRQN
                                        /*!< CAN1 SCE Interrupt
                              = 22,
```









Interrupt lines



I will show now how to configure GPIO pin to be an interrupt and how to handle it in your code with CMSIS function.

In section one (GPIOs) we have 16 interrupt lines. They are **line0** to **line15** and they also represent pin number. This means, **PAO** is connected to **Line0** and **PA13** is connected to **Line13**.

You have to know that **PBO** is also connected to **LineO** and **PCO** also and so on. This is for all pins on board, All **PxO** (where x is GPIO name) pins are connected to **LineO** and let's say all Px3 are connected to **Line3** on the Interrupt channel.

All pins with same number are connected to line with same number. They are multiplexed to one line.


IMPORTANT: You can not use two pins on one line simultaneously:


- PAO and PBO and PCO and so on, are connected to LineO, so you can use only one pin at one time to handle interrupt from there.
- PAO and PA5 are connected to different lines, they can be used at the same time.

Each line can trigger an interrupt on rising, falling or rising_falling enge on signal.











SB144 SB138 SB145 SB153 SB154 SB154 SB156 C57	(B) (B) PA1 (C)
	PG2 O Ogs
SB169101	@ @ pe3 O Oop
SB170 000	PEZ O OP
SB173	B @ PE4 O O
SB176 SB176	@ PES O OG
See Solvy	(PF2 (O ()





Interrupt handlers

INGENIERÍA MECATRÓNICA UMNG

OK, now you have selected your pin you want to use. But you have to handle interrupt somehow. This process is described below.

STM32F4 has 7 interrupt handlers for GPIO pins. They are in table below:

Irq	Handler	Description
EXTIO_IRQn	EXTIO_IRQHandler	Handler for pins connected to line 0
EXTI1_IRQn	EXTI1_IRQHandler	Handler for pins connected to line 1
EXTI2_IRQn	EXTI2_IRQHandler	Handler for pins connected to line 2
EXTI3_IRQn	EXTI3_IRQHandler	Handler for pins connected to line 3
EXTI4_IRQn	EXTI4_IRQHandler	Handler for pins connected to line 4
EXTI9_5_IRQn	EXTI9_5_IRQHandler	Handler for pins connected to line 5 to 9
EXTI15_10_IRQn	EXTI15_10_IRQHandler	Handler for pins connected to line 10 to 15

This table show you which **IRQ** you have to set for **NVIC** (first column) and function names to handle your interrupts (second column). You have probably also figured, that only lines 0 to 4 have own IRQ handler. Yes, lines 5-9 have the same interrupt handler and this is also for lines 10 to 15.






External interrupt/event line mapping





Up to 168 GPIOs are connected to the 16 external interrupt/event lines in the following manner:

EXTI0[3:0] bits in the SYSCFG_EXTICR1 register



Similarly external interrupt lines 0 & 1 are mapped to interrupt vector 5, external interrupt lines 2 & 3 are mapped to interrupt vector 6 and external interrupt lines 4 through 15 are mapped to interrupt vector 7.



The eight other EXTI lines are connected as follows:

- EXTI line 16 is connected to the PVD output
- EXTI line 17 is connected to the RTC Alarm event
- EXTI line 18 is connected to the USB OTG FS Wakeup event
- EXTI line 19 is connected to the Ethernet Wakeup event
- EXTI line 20 is connected to the USB OTG HS (configured in FS) Wakeup event
- EXTI line 21 is connected to the RTC Tamper and TimeStamp events
- EXTI line 22 is connected to the RTC Wakeup event
- EXTI line 23 is connected to the LPTIM1 asynchronous event

Pending register (EXTI_PR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	PR23	PR22	PR21	PR20	PR19	PR18	PR17	PR16							
								rc_w1							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PR15	PR14	PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
rc_w1															

Bits 23:0 PRx: Pending bit

0: No trigger request occurred

1: selected trigger request occurred


This bit is set when the selected edge event arrives on the external interrupt line.

This bit is cleared by programming it to '1'.





Rising trigger selection register (EXTI_RTSR)



Bits 31:24 Reserved, must be kept at reset value.

Bits 23:0 TRx: Rising trigger event configuration bit of line x

0: Rising trigger disabled (for Event and Interrupt) for input line

1: Rising trigger enabled (for Event and Interrupt) for input line

Falling trigger selection register (EXTI_FTSR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	TR23	TR22	TR21	TR20	TR19	TR18	TR17	TR16							
								rw							
15	14	13	12	11	10	0		7	6		1	2	2	4	0
	17	13	12	- 11	10	9	8	1	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0

Bits 31:24 Reserved, must be kept at reset value.

Bits 23:0 **TRx:** Falling trigger event configuration bit of line x

0: Falling trigger disabled (for Event and Interrupt) for input line

1: Falling trigger enabled (for Event and Interrupt) for input line.





```
#include <stdio.h>
 #include "stm32f7xx.h"
int main(void) {
   RCC -> AHB1ENR |= 0X2; //PUERTO B
   RCC -> APB2ENR |= 0X4000; //HABILITAR EL SYSCFG
   GPIOB -> MODER |= 0X10004001; //COLOCAR EN SALIDA PARA ENCEN
   GPIOB -> OTYPER = 0X0; //PUSH PULL
   GPIOB -> OSPEEDR |= 0X10004001; //VELOCIDAD MEDIA
   GPIOB -> PUPDR |= 0X10004001; //PULL UP
   SYSCFG -> EXTICR[0] &= 0x0;
   EXTI->IMR = 0X03;
   EXTI->FTSR = 0X3;
   NVIC EnableIRQ(EXTIO IRQn);
   NVIC EnableIRQ(EXTI1 IRQn);
   while(1){
 extern "C"
   void EXTIO IRQHandler(void)
     EXTI->PR |= 0X1;//Bandera que inicia la interrupcion
     GPIOB -> ODR ^= 0X1;
     for(int i = 0; i < 10000000; i++){};
   void EXTI1 IRQHandler(void)
     EXTI->PR |= 0X0F;//Bandera que inicia la interrupcion
     GPIOB -> ODR ^= 0X4000;
     for(int i = 0; i < 10000000; i++){};
```



En que pines ingresan las interrupciones?


Modifique para que una interrupción sea por flanco de subida y la otra de bajada.

Modifique para incluir un tercer led activado por interrupción externa 5





MANEJAR TECLADO MATRICIAL MEDIANTE INTERRUPCION





TAREA



Implementar un contador programable de 0-9 salida por display 7 segmentos que lea un teclado por entradas de interrupción, debe poder configurar modo ascendente o descendente, con tecla de inicio y pausa. Una vez finalice la cuenta el número final deberá titilar cada segundo y medio.



