
MICROS Y LABORATORIOS

SESIÓN 30. 12C

- > 12C significa Circuito Interintegrado (Por sus siglas en Inglés Inter-Integrated Circuit)
- ➤ Es un protocolo de comunicación serial desarrollado por Phillips Semiconductors en la década de los 80s. Básicamente se creó para poder comunicar varios chips al mismo tiempo dentro de los televisores.
- El protocolo I2C toma e integra lo mejor de los protocolos SPI y UART.
- ➤ Con el protocolo I2C se pueden tener a varios maestros controlando uno o múltiples esclavos. Esto puede ser de gran ayuda cuando se van a utilizar varios microcontroladores para almacenar un registro de datos hacia una sola memoria o cuando se va a mostrar información en una sola pantalla.

El protocolo I2C utiliza sólo dos vías o cables de comunicación, así como también lo hace el protocolo UART.



- SDA Serial Data: Es la vía de comunicación entre el maestro y el esclavo para enviarse información.
- **SCL Serial Clock:** Es la vía por donde viaja la señal de reloj.

- ✓ I2C es un protocolo de comunicación serial.
- ✓ El protocolo I2C envía información a través de una sola vía de comunicación. La información es enviada bit por bit de forma coordinada.
- ✓ I2C es un protocolo síncrono.
- ✓ Al igual el protocolo SPI, el protocolo I2C trabaja de forma síncrona. Esto quiere decir que el envío de bits por la vía de comunicación SDA está sincronizado por una señal de reloj que comparten tanto el maestro como el esclavo a través de la vía SCL.

			Me	ensaje				
Start	7 o 10 Bits	Bit para Leer/ Escribir	Bit para reconocer ACK/ NACK	8 Bits	Bit para reconocer ACK/ NACK	8 Bits	Bit para reconocer ACK/ NACK	Stop
Condición de inicio	Sección destinada para la dirección			Sección 1 para transportar información		Sección 2 para transportar información		Condición de paro

- Condición de Inicio Start: La vía SDA cambia de un nivel de voltaje Alto a un nivel de voltaje Bajo, antes de que el canal SCL cambie de Alto a nivel Bajo.
- Condición de Paro Stop: La vía SDA ahora cambia de un nivel de voltaje Bajo a Alto, después de que la vía SCL cambia de Bajo a Alto.
- Trama de Dirección Addres Frame: Es una secuencia única que va de los 7 a los 10 bits. Este sección (Frame) se envía a cada Esclavo, y va a identificar al Esclavo con el que el Maestro se quiere comunicar.

			Me	ensaje				
Start	7 o 10 Bits	Bit para Leer/ Escribir	Bit para reconocer ACK/ NACK	8 Bits	Bit para reconocer ACK/ NACK	8 Bits	Bit para reconocer ACK/ NACK	Stop
Condición de inicio	Sección destinada para la dirección			Sección 1 para transportar información		Sección 2 para transportar información		Condición de paro

- **Bit para Lectura/Escritura A Read/Write Bit A:** Es un bit de información enviado a los Esclavos. Por medio de este bit el Maestro indica si le va enviar información al Esclavo (Nivel Bajo de voltaje = Escritura), o si el Maestro quiere solicitarle información al Esclavo (Nivel Alto de Voltaje = Lectura).
- **Bit ACK/NACK**: Después de cada sección (Frame) de información enviada en un mensaje, hay un bit acknowledge/no-acknowledge (reconocido/no-reconocido). Esto ayuda a identificar si la información fue enviada correctamente. En seguida de que se envía un Frame, si este fue recibido con éxito, se retorna un bit ACK al remitente. Si la información no fue recibida con éxito, se retorna un bit NACK.

EJEMPLOS / EJERCICIOS

EJEMPLO: Diseñar un programa que permita enviar y recibir un dato a través del modulo I2C.

SOLUCIÓN:

> Puertos y pines necesarios:

- **➢ MODULO I2C** = Modulo 2
 - PF1->SCL (reloj)
 - PF0->SDA (datos)
 - Interrupciones deshabilitadas

5.3.10 RCC AHB1 peripheral clock register (RCC_AHB1ENR)

Address offset: 0x30

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OTGHS ULPIEN	OTGHS EN	ETHM ACPTP EN	ETHM ACRX EN	ETHM ACTX EN	ETHMA CEN	Res.	DMA2D EN	DMA2 EN	DMA1 EN	DTCMRA MEN	Res.	BKPSR AMEN	Res.	Res.
rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	CRC EN	Res.	GPIOK EN	GPIOJ EN	GPIOI EN	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GPIOD EN	GPIOC EN	GPIO BEN	GPIO AEN
		rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
	rw 14	OTGHS OTGHS EN rw rw 14 13	OTGHS ULPIEN OTGHS EN ACPTP EN rw rw rw 14 13 12 Res. Res. CRC EN	OTGHS ULPIEN OTGHS EN ACRX EN RW rw rw rw 14 13 12 11 Res. Res. CRC EN Res.	OTGHS ULPIEN OTGHS EN ACPTP EN ACRX EN ACTX EN TW	OTGHS ULPIEN OTGHS EN SETHM ACRX EN SETHMA CEN SEN SEN SEN SEN SEN SEN SEN SEN SEN S	OTGHS ULPIENOTGHS ENETHM ACPTP ENETHM ACRX ENETHM ACTX ENETHMA CENRes.rwrwrwrwrwrwrw141312111098Res.CRC ENRes.GPIOK ENGPIOJ ENGPIOJ ENGPIOJ EN	OTGHS ULPIENOTGHS ENETHM ACPTP ENETHM ACRX ENETHM ACTX ENETHMA CENRes.DMA2D ENrwrwrwrwrwrwrwrw1413121110987Res.Res.CRC ENRes.GPIOK ENGPIOJ ENGPIOJ ENGPIOH EN	OTGHS ULPIENOTGHS ENETHM ACPTP ENETHM ACRX ENETHM ACTX ENETHMA CENRes.DMA2D ENDMA2D ENrwrwrwrwrwrwrwrw14131211109876Res.Res.CRC ENRes.GPIOK ENGPIOJ ENGPIOJ ENGPIOH ENGPIOH ENGPIOG EN	OTGHS ULPIENOTGHS ENETHM ACPTP ENETHM ACRX ENETHM ACTX ENETHMA CENRes.DMA2 ENDMA2 ENDMA1 ENrwrwrwrwrwrwrwrwrw141312111098765Res.CRC ENRes.GPIOK ENGPIOJ ENGPIOJ ENGPIOH ENGPIOH ENGPIOG ENGPIOF EN	OTGHS ULPIENOTGHS ENETHM ACPTP ENETHM ACRX ENETHMA CENRes.DMA2D ENDMA2 ENDMA1 ENDTCMRA MENrwrwrwrwrwrwrwrwrwrwrwrwrw1413121110987654Res.CRC ENRes.GPIOK ENGPIOJ ENGPIOH ENGPIOG ENGPIOF ENGPIOF ENGPIOF EN	OTGHS ULPIENOTGHS ENETHM ACRX ENETHM ACRX ENETHMA CENRes.DMA2D ENDMA2D ENDMA1DENDTCMRA MENrwrwrwrwrwrwrwrwrwrwrwrwrwrw14131211109876543Res.Res.CRC ENRes.GPIOK ENGPIOJ ENGPIOH ENGPIOG ENGPIOF ENGPIOF ENGPIOF ENGPIOD EN	OTGHS ULPIEN OTGHS ETHM ACRX EN SEN SEN SEN SEN SEN SEN SEN SEN SEN	OTGHS ULPIENOTGHS ENETHM ACPTP ENETHM ACRX ENETHM ACRX ENRes.DMA2D ENDMA2 ENDMA1 ENDTCMRA MENRes.BKPSR AMENrwrwrwrwrwrwrwrwrwrwrw1413121110987654321Res.CRC ENRes.GPIOK ENGPIOJ ENGPIOJ ENGPIOH ENGPIOG ENGPIOF ENGPIOE ENGPIOD ENGPIOD ENGPIOD EN

GPIOF->AFR[0] |= 0x000000044; // seleccion de la funcion alterna 4 del puerto F(I2C) para PF1-SCL, PF0-SDA -> I2C2

Table 12. STM32F745xx and STM32F746xx alternate function mapping (continued)

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/ 11/LPTIM 1/CEC	I2C1/2/3/ 4/CEC	SPI1/2/3/ 4/5/6	SPI3/ SAI1	SPI2/3/U SART1/2/ 3/UART5/ SPDIFRX	SAI2/US ART6/UA RT4/5/7/8 /SPDIFR X	CAN1/2/T IM12/13/ 14/QUAD SPI/LCD	SAI2/QU ADSPI/O TG2_HS/ OTG1_FS	ETH/ OTG1_FS	FMC/SD MMC1/O TG2_FS	DCMI	LCD	sys
PE14	-	TIM1_C H4	-	-	-	SPI4_M OSI	-	-	-	-	SAI2_MC K_B	-	FMC_D1 1	-	LCD_CL K	EVEN TOUT
PE15	-	TIM1_B KIN	-	-	-	-	-	-	-	-	-	-	FMC_D1	-	LCD_R7	EVEN TOUT
PF0	-	-	-	-	I2C2_SD A	-	-	-	-	-	-	-	FMC_A0	-	-	EVEN TOUT
PF1	-	-	-	-	I2C2_SC L	-	-	-	-	-	-	-	FMC_A1	-	-	EVEN TOUT
PF2	-	-	-	-	I2C2_SM BA	-	-	-	-	-	-	-	FMC_A2	-	-	EVEN TOUT
PF3	-	-	-	-	-	-	-	-	-	-	-	-	FMC_A3	-	-	EVEN TOUT
	PE14 PE15 PF0 PF1 PF2	PE14 - PE15 - PF0 - PF1 - PF2 -	SYS TIM1/2 PE14 - TIM1_C H4 PE15 - TIM1_B KIN PF0 - - PF1 - - PF2 - -	SYS TIM1/2 TIM3/4/5 PE14 - TIM1_C H4 - PE15 - TIM1_B KIN - PF0 - - - PF1 - - - PF2 - - -	PE14 - TIM1/2 H4 TIM3/4/5 T1M8/9/10/11/LPTIM 1/CEC PE15 - TIM1_C H4 - - PF0 - - - - PF1 - - - - PF2 - - - -	SYS TIM1/2 TIM3/4/5 TIM8/9/10/11/LPTIM 1/CEC I2C1/2/3/4/CEC PE14 - TIM1_C H4 - - - PE15 - TIM1_B KIN - - - - PF0 - - - - I2C2_SD A - PF1 - - - - I2C2_SC L - PF2 - - - - I2C2_SM BA	SYS TIM1/2 TIM3/4/5 TIM8/9/10/11/LPTIM 1/CEC I2C1/2/3/4/CEC SPI1/2/3/4/5/6 PE14 - TIM1_C H4 - - - SPI4_M OSI PE15 - TIM1_B KIN - - - - PF0 - - - - I2C2_SD A - PF1 - - - - I2C2_SC L - PF2 - - - - I2C2_SM BA -	SYS TIM1/2 TIM3/4/5 TIM8/9/10/11/LPTIM 1/CEC I2C1/2/3/4/CEC SPI1/2/3/4/5/6 SPI3/5/11 PE14 - TIM1_C H4 - - - SPI4_M OSI - PE15 - TIM1_B KIN - - - - - PF0 - - - - I2C2_SD A - - PF1 - - - - I2C2_SC L - - PF2 - - - - I2C2_SM BA - -	SYS TIM1/2 TIM3/4/5 TIM8/9/10/11/LPTIM 1/CEC I2C1/2/3/4/CEC SPI1/2/3/4/5/6 SPI3/ SART1/2/3/3/UART5/SAI1 SPI3/ SART1/2/3/JUART5/SPDIFRX PE14 - TIM1_C H4 - - - SPI4_M OSI - - PE15 - TIM1_B KIN - - - - - - PF0 - - - 12C2_SD A - - - PF1 - - - 12C2_SM BA - - -	SYS TIM1/2 TIM3/4/5 TIM8/9/10/ 11/LPTIM 1/CEC I2C1/2/3/ 4/CEC SPI1/2/3/ 4/5/6 SPI3/ SAI1 SPI3/JUS ART6/UA RT4/5/7/8 /SPDIFRX SAI2/US ART6/UA RT4/5/7/8 /SPDIFRX PE14 - TIM1_C H4 - - SPI4_M OSI - - - PE15 - TIM1_B KIN - - - - - - - PF0 - - - I2C2_SD A - - - - PF1 - - - I2C2_SD BA - - - -	PE14 - TIM1_C	ort SYS TIM1/2 TIM3/4/5 TIM8/9/10/11/LPTIM 1//CEC I2C1/2/3/4/CEC SPI1/2/3/4/5/6 SPI3/SAI1 SPI2/3/U SART1/2/3/RT5//3/SAIT1/2/3/JUART5/5/SPDIFRX SAI2/US ART6/UA RT4/5/7/8/SPDIFRX X CAN1/2/T IM1/2/13/RT5/7/8/SPDIFRX X SAI2/US ART6/UA RT4/5/7/8/SPDIFRX X SAI2/US ART6/UA RT4/5/7/SPDIFRX X SAI2/US ART6/UA RT4/5/7/SPDIFRX X SAI2/US ART6/UA RT4/SPDIFRX X	PE14 - TIM1/2 SPI4_M OSI SAI2_MC K_B SPI/A	PE14 - TIM1_C H4	SYS TIM1/2 TIM3/4/5 TIM3/	SYS TIM1/2 TIM3/4/5 TIM8/9/10/11/LPTIM 1/CEC SP11/2/3/

```
GPIOF->MODER \mid= 0x00000000A; // PF0,PF1 => en modo alterno
```

6.4.1 GPIO port mode register (GPIOx_MODER) (x =A..K)

Address offset:0x00

Reset values:

- 0xA800 0000 for port A
- 0x0000 0280 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER	R15[1:0]	MODER	R14[1:0]	MODER	R13[1:0]	MODEF	R12[1:0]	MODER	R11[1:0]	MODER	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	R4[1:0]	MODE	R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw										

Bits 2y+1:2y **MODERy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O mode.

00: Input mode (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

```
GPIOF->OTYPER |= 0x00003; // Open drain
```

6.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A..K)

Address offset: 0x04

Reset value: 0x0000 0000

30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT14	OT13	OT12	OT11	OT10	ОТ9	OT8	OT7	ОТ6	OT5	OT4	ОТ3	OT2	OT1	ОТ0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
	14 OT14	Res. Res. 14 13 OT14 OT13	Res. Res. Res. 14 13 12 OT14 OT13 OT12	Res. Res. Res. Res. 14 13 12 11 OT14 OT13 OT12 OT11	Res. Res. Res. Res. Res. 14 13 12 11 10 OT14 OT13 OT12 OT11 OT10	Res. Res. Res. Res. Res. Res. 14 13 12 11 10 9 OT14 OT13 OT12 OT11 OT10 OT9	Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""></th<></td></th<></td></th<></td></th<>	Res. Res. <th< td=""><td>Res. Res. <th< td=""><td>Res. Res. <th< td=""></th<></td></th<></td></th<>	Res. Res. <th< td=""><td>Res. Res. <th< td=""></th<></td></th<>	Res. Res. <th< td=""></th<>

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **OTy:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output type.

0: Output push-pull (reset state)

1: Output open-drain

6.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A..K)

Address offset: 0x0C

Reset values:

• 0x6400 0000 for port A

0x0000 0100 for port B

• 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDR	R15[1:0]	PUPDR	R14[1:0]	PUPDF	R13[1:0]	PUPDR	R12[1:0]	PUPDF	R11[1:0]	PUPDF	R10[1:0]	PUPDI	R9[1:0]	PUPD	R8[1:0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDI	R7[1:0]	PUPDI	R6[1:0]	PUPDI	R5[1:0]	PUPDI	R4[1:0]	PUPDI	R3[1:0]	PUPD	R2[1:0]	PUPDI	R1[1:0]	PUPDI	R0[1:0]
rw	rw	rw	rw	rw	rw										

Bits 2y+1:2y **PUPDRy[1:0]:** Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up

10: Pull-down 11: Reserved



6.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A..K)

Address offset: 0x08

Reset value:

• 0x0C00 0000 for port A

0x0000 00C0 for port B

• 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	EDR15 :0]		EDR14 :0]		EDR13 :0]		EDR12 :0]		EDR11 :0]		EDR10 :0]		EDR9 :0]		EDR8 :0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EDR7 :0]		EDR6 :0]		EDR5 :0]		EDR4 :0]		EDR3 :0]		EDR2 :0]		EDR1 :0]		EDR0 :0]
rw	rw	rw	rw	rw	rw										

Bits 2y+1:2y **OSPEEDRy[1:0]**: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output speed.

00: Low speed

01: Medium speed

10: High speed

11: Very high speed

RCC->APB1ENR |= 0x004000000; // Enable clock for I2C2 bit 22

RCC APB1 peripheral clock enable register (RCC_APB1ENR) 5.3.13

Address offset: 0x40

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UART8 EN	UART7 EN	DAC EN	PWR EN	CEC EN	CAN2 EN	CAN1 EN	I2C4 EN	I2C3 EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN	USART 3 EN	USART 2 EN	SPDIFRX EN
rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 EN	SPI2 EN	Res.	Res.	WWDG EN	Res.	LPTIM1 EN	TIM14 EN	TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN
rw	rw			rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit 22 I2C2EN: I2C2 clock enable

This bit is set and cleared by software.

0: I2C2 clock disabled 1: I2C2 clock enabled

5.3.26 RCC dedicated clocks configuration register (DCKCFGR2)

Address: 0x90h

Reset value: 0x0000 0000h

Access: no wait state, word, half-word and byte access

This register allows to select the source clock for the 48MHz, SDMMC, HDMI-CEC,

LPTIM1, UARTs, USARTs and I2Cs clocks.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	SDMM C1SEL	CK48M SEL	CECSE L	LPTIN	M1SEL	I2C4	SEL	I2C3	SEL	12C2	2SEL	I2C1	SEL
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UART	8SEL	UART	Γ7SEL	USAR	T6SEL	UAR	T5SEL	UART	4SEL	UART	3SEL	UART	2SEL	UART	1SEL
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 19:18 I2C2SEL: I2C2 clock source selection

Set and reset by software.

00: APB1 clock (PCLK1) is selected as I2C2 clock

01: System clock is selected as I2C2 clock

10: HSI clock is selected as I2C2 clock

11: reserved

```
// Disable the I2Cx peripheral
I2C2->CR1 &= ~I2C_CR1_PE; //deshabilita SCL y SDA para el periferico
while (I2C2->CR1 & I2C CR1 PE);
```

30.7.1 Control register 1 (I2C_CR1)

Address offset: 0x00

Reset value: 0x0000 0000

Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PECEN	ALERT EN	SMBD EN	SMBH EN	GCEN	Res.	NOSTR ETCH	SBC
								rw	rw	rw	rw	rw		rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDMA EN	TXDMA EN	Res.	ANF OFF		11 10 9 8 DNF			ERRIE	TCIE	STOP IE	NACK IE	ADDR IE	RXIE	TXIE	PE
rw	rw		rw		r\	W		rw	rw	rw	rw	rw	rw	rw	rw

Bit 0 **PE**: Peripheral enable

0: Peripheral disable

1: Peripheral enable

Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.


I2C timings

The timings must be configured in order to guarantee a correct data hold and setup time, used in master and slave modes. This is done by programming the PRESC[3:0], SCLDEL[3:0] and SDADEL[3:0] bits in the I2C_TIMINGR register.

The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C configuration window

Figure 288. I2C initialization flowchart Initial settings Clear PE bit in I2C_CR1 Configure ANFOFF and DNF[3:0] in I2C_CR1 Configure PRESC[3:0], SDADEL[3:0], SCLDEL[3:0], SCLH[7:0], SCLL[7:0] in I2C TIMINGR Configure NOSTRETCH in I2C_CR1 Set PE bit in I2C CR1 End MS19847V2

Figure 287. Setup and hold timings



30.7.5 Timing register (I2C_TIMINGR)

PRESC = 3SCLDEL = 4

Address offset: 0x10

SDADEL = 2

Reset value: 0x0000 0000

SCLH = 15 SCLL=19

Access: No wait states

PRESC[3:0] SCLDEL[3:0] SDADEL[3:0] rw rw rw SCLH[7:0] SCLL[7:0] rw rw

Bits 31:28 PRESC[3:0]: Timing prescaler

This field is used to prescale I2CCLK in order to generate the clock period t_{PRESC} used for data setup and hold counters (refer to *I2C timings on page 923*) and for SCL high and low level counters (refer to *I2C master initialization on page 938*).

 $t_{PRESC} = (PRESC+1) \times t_{I2CCLK}$

Bits 23:20 SCLDEL[3:0]: Data setup time

This field is used to generate a delay t_{SCLDEL} between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during t_{SCLDEL} .

 $t_{SCLDEL} = (SCLDEL+1) \times t_{PRESC}$

Note: t_{SCLDEL} is used to generate $t_{SU:DAT}$ timing.

Bits 19:16 SDADEL[3:0]: Data hold time

This field is used to generate the delay t_{SDADEL} between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during t_{SDADEL} .

t_{SDADEL}= SDADEL x t_{PRESC}

Note: SDADEL is used to generate t_{HD-DAT} timing.

Bits 15:8 **SCLH[7:0]**: SCL high period (master mode)

This field is used to generate the SCL high period in master mode.

 $t_{SCLH} = (SCLH+1) \times t_{PRFSC}$

Note: SCLH is also used to generate $t_{SU:STO}$ and $t_{HD:STA}$ timing.

Bits 7:0 **SCLL[7:0]**: SCL low period (master mode)

This field is used to generate the SCL low period in master mode.

 $t_{SCLL} = (SCLL+1) \times t_{PRESC}$

Note: SCLL is also used to generate t_{BUF} and $t_{SU:STA}$ timings.

$$t_{PRESC} = (PRESC + 1) * t_{I2CCLK}$$

 $t_{PRESC} = (3 + 1) * 62,5ns$
 $t_{PRESC} = 250ns$

$$t_{SCLDEL} = (SCLDEL + 1) * t_{PRESC}$$
 $t_{SCLDEL} = (4 + 1) * 250ns$
 $t_{SCLDEL} = 1,25us$

$$t_{SDADEL} = (SDADEL) * t_{PRESC}$$

 $t_{SDADEL} = (2) * 250ns$
 $t_{SDADEL} = 500ns$

$$t_{SCLH} = (SCLH + 1) * t_{PRESC}$$
$$t_{SCLH} = (15 + 1) * 250ns$$
$$t_{SCLH} = 4us$$

$$t_{SCLL} = (SCLH + 1) * t_{PRESC}$$
$$t_{SCLL} = (19 + 1) * 250ns$$
$$t_{SCLL} = 5us$$

PRESC = 3

SCLDEL = 4

SDADEL = 2

SCLH = 15

SCLL=19

I2C timings

The timings must be configured in order to guarantee a correct data hold and setup time, used in master and slave modes. This is done by programming the PRESC[3:0], SCLDEL[3:0] and SDADEL[3:0] bits in the I2C_TIMINGR register.

The STM32CubeMX tool calculates and provides the I2C_TIMINGR content in the I2C configuration window

Table 161. Examples of timings settings for f_{12CCLK} = 16 MHz

Davamatar	Standard-n	node (Sm)	Fast-mode (Fm)	Fast-mode Plus (Fm+)
Parameter -	10 kHz	100 kHz	400 kHz	1000 kHz
PRESC	3	3	1	0
SCLL	0xC7	0x13	0x9	0x4
t _{SCLL}	200 x 250 ns = 50 μs	20 x 250 ns = 5.0 μs	10 x 125 ns = 1250 ns	5 x 62.5 ns = 312.5 ns
SCLH	0xC3	0xF	0x3	0x2
t _{sclh}	196 x 250 ns = 49 μs	16 x 250 ns = 4.0 μs	4 x 125ns = 500 ns	3 x 62.5 ns = 187.5 ns
t _{scL} (1)	~100 µs ⁽²⁾	~10 µs ⁽²⁾	~2500 ns ⁽³⁾	~1000 ns ⁽⁴⁾
SDADEL	0x2	0x2	0x2	0x0
t _{SDADEL}	2 x 250 ns = 500 ns	2 x 250 ns = 500 ns	2 x 125 ns = 250 ns	0 ns
SCLDEL	0x4	0x4	0x3	0x2
t _{SCLDEL}	5 x 250 ns = 1250 ns	5 x 250 ns = 1250 ns	4 x 125 ns = 500 ns	3 x 62.5 ns = 187.5 ns

I2C2->CR2 |= 0x0202207E;

10000000100010000001111110

30.7.2 Control register 2 (I2C_CR2)

Address offset: 0x04

Reset value: 0x0000 0000

NBYTES = 2

SADD = 0X7E -> Solo es valido para este ejemplo

Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

					0	1	0		0000010							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	PEC BYTE	AUTO END	RE LOAD	NBYTES[7:0]								
					rs	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
NACK	STOP	START	HEAD 10R	ADD10	RD_ WRN	SADD[9:0]										
rs	rs	rs	rw	rw	rw	rw										
0	0	1	0	0	0	0001111110										

21

Bits 7:1 **SADD[7:1]**: Slave address bit 7:1 (master mode)

In 7-bit addressing mode (ADD10 = 0):

These bits should be written with the 7-bit slave address to be sent

In 10-bit addressing mode (ADD10 = 1):

These bits should be written with bits 7:1 of the slave address to be sent.

Note: Changing these bits when the START bit is set is not allowed.

Bit 0 SADD0: Slave address bit 0 (master mode)


In 7-bit addressing mode (ADD10 = 0):

This bit is don't care

In 10-bit addressing mode (ADD10 = 1):

This bit should be written with bit 0 of the slave address to be sent

Note: Changing these bits when the START bit is set is not allowed.



Bit 13 **START**: Start generation

This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing '1' to the ADDRCF bit in the I2C_ICR register.

0: No Start generation.


1: Restart/Start generation:

- If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer.
- Otherwise setting this bit will generate a START condition once the bus is free.

Note: Writing '0' to this bit has no effect.

The START bit can be set even if the bus is BUSY or I2C is in slave mode.

This bit has no effect when RELOAD is set. In 10-bit addressing mode, if a NACK is received on the first part of the address, the START bit is not cleared by hardware and the master will resend the address sequence, unless the START bit is cleared by software



 $Si\ A2$, $A1\ y\ A0 = 1$, entonces $la\ dirección\ del\ esclavo\ es = 0111111 = 0x3F$

NBYTES = 2

SADD = 0X7E -> Solo es valido para este ejemplo

Bits 23:16 NBYTES[7:0]: Number of bytes

The number of bytes to be transmitted/received is programmed there. This field is don't care in slave mode with SBC=0.

Note: Changing these bits when the START bit is set is not allowed.

Bit 25 AUTOEND: Automatic end mode (master mode)

This bit is set and cleared by software.

0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.

1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred.

Note: This bit has no effect in slave mode or when the RELOAD bit is set.

```
// Use 7-bit addresses
I2C2->CR2 &=~ I2C_CR2_ADD10; //Modo maestro receptor, solo recibe 7 de 10 bits de comunicación
// Enable auto-end mode
I2C2->CR2 |= I2C_CR2_AUTOEND; //autofinalización activada
```

30.7.2 Control register 2 (I2C_CR2)

Address offset: 0x04

Reset value: 0x0000 0000

Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res.	Res.	Res.	Res.	Res.	PEC BYTE	AUTO END	RE LOAD	NBYTES[7:0]								
					rs	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
NACK	STOP	START	HEAD 10R	ADD10	RD_ WRN	SADD[9:0]										
rs	rs	rs	rw	rw	rw	rw										

Bit 11 **ADD10**: 10-bit addressing mode (master mode)

0: The master operates in 7-bit addressing mode,

1: The master operates in 10-bit addressing mode

Note: Changing this bit when the START bit is set is not allowed.

```
// Disable the analog filter
I2C2->CR1 |= I2C_CR1_ANFOFF; //filtro de ruido desactivado
// Disable NOSTRETCH
I2C2->CR1 |= I2C_CR1_NOSTRETCH; //nostretch desactivado
```

30.7.1 Control register 1 (I2C_CR1)

Address offset: 0x00

Reset value: 0x0000 0000

Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PECEN	ALERT EN	SMBD EN	SMBH EN	GCEN	Res.	NOSTR ETCH	SBC
								rw	rw	rw	rw	rw		rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDMA EN	TXDMA EN	Res.	ANF OFF		DNF				TCIE	STOP IE	NACK IE	ADDR IE	RXIE	TXIE	PE
rw	rw		rw		rw				rw	rw	rw	rw	rw	rw	rw

Bit 17 **NOSTRETCH**: Clock stretching disable

This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.

0: Clock stretching enabled

1: Clock stretching disabled

Note: This bit can only be programmed when the I2C is disabled (PE = 0).

Bit 12 ANFOFF: Analog noise filter OFF

0: Analog noise filter enabled

1: Analog noise filter disabled

Note: This bit can only be programmed when the I2C is disabled (PE = 0).

```
// Enable the I2Cx peripheral
I2C2->CR1 |= I2C_CR1_PE; //habilita SCL y SDA para el periferico
```

30.7.1 Control register 1 (I2C_CR1)

Address offset: 0x00

Reset value: 0x0000 0000

Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PECEN	ALERT EN	SMBD EN	SMBH EN	GCEN	Res.	NOSTR ETCH	SBC
								rw	rw	rw	rw	rw		rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXDMA EN	TXDMA EN	Res.	ANF OFF		DNF				TCIE	STOP IE	NACK IE	ADDR IE	RXIE	TXIE	PE
rw	rw		rw		r\	W		rw	rw	rw	rw	rw	rw	rw	rw

Bit 0 **PE**: Peripheral enable

0: Peripheral disable
1: Peripheral enable

Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.

Función de inicialización del modulo I2C:

```
void I2C2 Init (void) {
    RCC->AHB1ENR |= 0x00000020; // Encender reloj puertoF
    GPIOF->AFR[0] |= 0x000000044; // selection de la funcion alterna 4 del puerto F(I2C) para PF1-SCL, PF0-SDA -> I2C2
    GPIOF->MODER |= 0x0000000A; // PF0, PF1 => en modo alterno
    GPIOF->OTYPER |= 0x0003; // Open drain
    GPIOF->PUPDR |= 0x5;
    GPIOF->OSPEEDR |= 0xC;
    RCC->APB1ENR |= 0x00400000;  // Enable clock for I2C2 bit 22
    RCC->DCKCFGR2 |= 0x80000;
                                        //Reloj de frecuencia del I2C2
    // Disable the I2Cx peripheral
    I2C2->CR1 &= ~I2C CR1 PE; //deshabilita SCL y SDA para el periferico
    while (I2C2->CR1 & I2C CR1 PE);
    //I2C2->TIMINGR
    I2C2->CR2 |= 0x0202207E;
    // Use 7-bit addresses
    I2C2->CR2 &=~ I2C CR2 ADD10; //Modo maestro receptor, solo recibe 7 de 10 bits de comunicación
    // Enable auto-end mode
    I2C2->CR2 |= I2C CR2 AUTOEND; //autofinalización activada
    // Disable the analog filter
    I2C2->CR1 |= I2C CR1 ANFOFF; //filtro de ruido desactivado
    // Disable NOSTRETCH
    I2C2->CR1 |= I2C CR1 NOSTRETCH; //nostretch desactivado
    // Enable the I2Cx peripheral
    I2C2->CR1 |= I2C CR1 PE; //habilita SCL y SDA para el periferico
```

Función para enviar un dato por el modulo de I2C:

30.7.7 Interrupt and status register (I2C_ISR)

Address offset: 0x18

Reset value: 0x0000 0001

Access: No wait states

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-	Res.		Res.		Res.	Res.	Res.	Res.			AD	DCODE[6	6:0]			DIR
											r					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BUSY	Res.	ALERT	TIME OUT	PEC ERR	OVR	ARLO	BERR	TCR	тс	STOPF	NACKF	ADDR	RXNE	TXIS	TXE
	r		r	r	r	r	r	r	r	r	r	r	r	r	rs	rs

Bit 1 **TXIS**: Transmit interrupt status (transmitters)

This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.

This bit can be written to '1' by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1).

Note: This bit is cleared by hardware when PE=0.

Bit 0 **TXE**: Transmit data register empty (transmitters)

This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register.

This bit can be written to '1' by software in order to flush the transmit data register I2C_TXDR.

Note: This bit is set by hardware when PE=0.

Bit 5 **STOPF**: Stop detection flag

This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer:

- either as a master, provided that the STOP condition is generated by the peripheral.
- or as a slave, provided that the peripheral has been addressed previously during this transfer.

It is cleared by software by setting the STOPCF bit.

Note: This bit is cleared by hardware when PE=0.

Función para recibir un dato por el modulo de I2C:

Por medio de la tabla de registros que se encuentra en la hoja de datos de cada sensor, solicitar la información necesaria ingresado el valor en el argumento de entrada de la función.

Programa Principal: Ejemplo para configurar una LCD controlada por un modulo conversor I2C



Preguntas