



IMPLEMENTACION

```
1
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5
6  entity FsmTaller1 is
7      Port ( r : in  STD_LOGIC_VECTOR (1 to 4);
8            g : out  STD_LOGIC_VECTOR (1 to 4);
9            Clock : in  STD_LOGIC;
10           Resetn : in  STD_LOGIC);
11 end FsmTaller1;
12
13 architecture Behavioral of FsmTaller1 is
14     TYPE State_type IS (Idle, gnt1, gnt2, gnt3, gnt4);
15     SIGNAL y : State_type;
16 begin
17     PROCESS(Resetn, Clock )
18     BEGIN
19         IF Resetn = '1' THEN y <= Idle;
20         ELSIF(Clock'EVENT AND Clock = '1') THEN
21             CASE y IS
22                 WHEN Idle=>
23                     IF r(1)='1' THEN y <= gnt1;
24                     ELSIF r(2)='1' THEN y<= gnt2;
25                     ELSIF r(3)='1' THEN y<= gnt3;
26                     ELSIF r(4)='1' THEN y<= gnt4;
27                     ELSE y <= Idle;
28                     END IF;
29                 WHEN gnt1=>
30                     IF r(1)='1' THEN y <= gnt1;
31                     ELSE y <= Idle;
32                     END IF;
33                 WHEN gnt2=>
34                     IF r(2)='1' THEN y<= gnt2;
35                     ELSE y <= Idle;
36                     END IF;
37                 WHEN gnt3=>
38                     IF r(3)='1' THEN y<= gnt3;
39                     ELSE y <= Idle;
40                     END IF;
41                 WHEN gnt4=>
42                     IF r(4)='1' THEN y<= gnt4;
43                     ELSE y <= Idle;
44                     END IF;
45             END CASE;
46         END IF;
47     END PROCESS;
48     g(1) <='1' WHEN y = gnt1 ELSE '0';
49     g(2) <='1' WHEN y = gnt2 ELSE '0';
50     g(3) <='1' WHEN y = gnt3 ELSE '0';
51     g(4) <='1' WHEN y = gnt4 ELSE '0';
52
53     PROCESS(y)
54     BEGIN
55         g(1)<='0';
56         g(2)<='0';
57         g(3)<='0';
58         g(4)<='0';
59         IF y = gnt1 THEN g(1) <='1';
60         ELSIF y = gnt2 THEN g(2) <='1';
61         ELSIF y = gnt3 THEN g(3) <='1';
62         ELSIF y = gnt4 THEN g(4) <='1';
63         END IF;
64     END PROCESS;
65 END Behavioral;
```

SIMULACION

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  ENTITY simulation IS
4  END simulation;
5  ARCHITECTURE behavior OF simulation IS
6      COMPONENT FsmTaller1
7      PORT(
8          r : IN  std_logic_vector(1 to 4);
9          g : OUT std_logic_vector(1 to 4);
10         Clock : IN  std_logic;
11         Resetn : IN  std_logic
12     );
13  END COMPONENT;
14  --Inputs
15  signal r : std_logic_vector(1 to 4) := (others => '0');
16  signal Clock : std_logic := '0';
17  signal Resetn : std_logic := '0';
18  --Outputs
19  signal g : std_logic_vector(1 to 4);
20  -- Clock period definitions
21  constant Clock_period : time := 10 ns;
22  BEGIN
23      -- Instantiate the Unit Under Test (UUT)
24      uut: FsmTaller1 PORT MAP (
25          r => r,
26          g => g,
27          Clock => Clock,
28          Resetn => Resetn
29      );
30      -- Clock process definitions
31      Clock_process :process
32      begin
33          Clock <= '0';
34          wait for 50 ns;
35          Clock <= '1';
36          wait for 50 ns;
37      end process;
38      -- Stimulus process
39      stim_proc: process
40      begin
41          -- hold reset state for 100 ns.
42          wait for 100 ns;
43          wait for 10 ns ;
44          -- insert stimulus here
45          r(1) <= '0' ; r(2) <= '0' ; r(3) <= '0' ; r(4) <= '0'; wait for 10 ns ;
46          r(1) <= '0' ; r(2) <= '0' ; r(3) <= '0' ; r(4) <= '1'; wait for 10 ns ;
47          r(1) <= '0' ; r(2) <= '0' ; r(3) <= '1' ; r(4) <= '0'; wait for 10 ns ;
48          r(1) <= '0' ; r(2) <= '0' ; r(3) <= '1' ; r(4) <= '1'; wait for 10 ns ;
49          r(1) <= '0' ; r(2) <= '1' ; r(3) <= '0' ; r(4) <= '0'; wait for 10 ns ;
50          r(1) <= '0' ; r(2) <= '1' ; r(3) <= '0' ; r(4) <= '1'; wait for 10 ns ;
51          r(1) <= '0' ; r(2) <= '1' ; r(3) <= '1' ; r(4) <= '0'; wait for 10 ns ;
52          r(1) <= '0' ; r(2) <= '1' ; r(3) <= '1' ; r(4) <= '1'; wait for 10 ns ;
53          r(1) <= '1' ; r(2) <= '0' ; r(3) <= '0' ; r(4) <= '0'; wait for 10 ns ;
54          wait for 10 ns ;
55      end process;
56  END;
```

DIAGRAMA DE TIEMPOS

