

IMPLEMENTACION

```
1
       library IEEE;
2
3
       use IEEE.STD LOGIC 1164.ALL;
4
 5
       entity FsmTallerl is
 6
           Port ( r : in STD LOGIC VECTOR (1 to 4);
 7
                    g : out STD LOGIC VECTOR (1 to 4);
 8
                    Clock : in STD LOGIC;
9
10
                   Resetn : in STD LOGIC);
       end FsmTallerl;
11
12
13
       architecture Behavioral of FsmTallerl is
          TYPE State type IS (Idle, gnt1, gnt2, gnt3, gnt4);
14
15
          SIGNAL y : State type;
16
       begin
          PROCESS (Resetn, Clock )
17
           BEGIN
18
             IF Resetn = '1' THEN y <= Idle;</pre>
19
             ELSIF(Clock'EVENT AND Clock = '1') THEN
20
             CASE y IS
21
22
                 WHEN Idle=>
                    IF r(1)='1' THEN y <= gntl;</pre>
23
                     ELSIF r(2)='1' THEN y<= gnt2;
24
                    ELSIF r(3)='1' THEN y<= gnt3;
25
                    ELSIF r(4)='1' THEN y<= gnt4;
26
27
                    ELSE y <= Idle;</pre>
28
                    END IF;
                 WHEN gntl=>
29
                    IF r(1)='1' THEN y <= gntl;</pre>
30
31
                     ELSE y <= Idle;</pre>
                    END IF;
32
                 WHEN gnt2=>
33
                    IF r(2)='1' THEN y<= gnt2;</pre>
34
                    ELSE y <= Idle;</pre>
35
36
                    END IF;
                WHEN gnt3=>
37
                   IF r(3)='1' THEN y<= gnt3;</pre>
38
                    ELSE y <= Idle;</pre>
39
40
                   END IF:
                 WHEN gnt4=>
41
                   IF r(4)='1' THEN y<= gnt4;</pre>
42
                    ELSE y <= Idle;</pre>
43
                   END IF;
44
45
             END CASE;
          END IF;
46
47
       END PROCESS;
       g(1) <='1' WHEN y = gntl ELSE '0';
48
       g(2) <='1' WHEN y = gnt2 ELSE '0';
49
       g(3) <='1' WHEN y = gnt3 ELSE '0';
50
       g(4) <='1' WHEN y = gnt4 ELSE '0';
51
52
       PROCESS (y)
53
54
       BEGIN
          g(1)<='0';
55
          g(2)<='0';
56
          g(3)<='0';
57
58
          g(4)<='0';
          IF y = gntl THEN g(1) <='1';</pre>
59
          ELSIF y = gnt2 THEN g(2) <='1';</pre>
60
          ELSIF y = gnt3 THEN g(3) <='1';
61
          ELSIF y = gnt4 THEN g(4) <='1';</pre>
62
63
          END IF;
          END PROCESS;
64
65
       END Behavioral;
```

SIMULACION

```
1 LIBRARY ieee;
 2
   USE ieee.std logic 1164.ALL;
 3 ENTITY simulacion IS
 4 END simulacion;
 5 ARCHITECTURE behavior OF simulacion IS
       COMPONENT FsmTaller1
 6
 7
        PORT (
             r : IN std logic vector(1 to 4);
 8
9
            g : OUT std logic vector(1 to 4);
             Clock : IN std_logic;
10
            Resetn : IN std logic
11
12
            );
       END COMPONENT;
13
       --Inputs
14
      signal r : std_logic_vector(1 to 4) := (others => '0');
15
      signal Clock : std_logic := '0';
16
      signal Resetn : std logic := '0';
17
18
      --Outputs
19
      signal g : std logic vector(1 to 4);
20
      -- Clock period definitions
      constant Clock_period : time := 10 ns;
21
22 BEGIN
       -- Instantiate the Unit Under Test (UUT)
23
24
       uut: FsmTallerl PORT MAP (
25
              r => r,
26
              g => g,
              Clock => Clock,
27
              Resetn => Resetn
28
29
           ):
       -- Clock process definitions
30
31
      Clock process :process
32
      begin
          Clock <= '0';
33
          wait for 50 ns;
34
         Clock <= '1';
35
36
         wait for 50 ns;
      end process:
37
38
       -- Stimulus process
39
      stim proc: process
      begin
40
         -- hold reset state for 100 ns.
41
         wait for 100 ns;
42
         wait for 10 ns;
43
44
          -- insert stimulus here
45 r(1) <= '0'; r(2) <= '0'; r(3) <= '0'; r(4) <= '0'; wait for 10 ns;
46 r(1) <= '0'; r(2) <= '0'; r(3) <= '0'; r(4) <= '1'; wait for 10 ns;
47 r(1) <= '0'; r(2) <= '0'; r(3) <= '1'; r(4) <= '0'; wait for 10 ns;
48 r(1) <= '0'; r(2) <= '0'; r(3) <='1'; r(4) <='1'; wait for 10 ns;
    r(1) <= '0'; r(2) <= '1'; r(3) <='0'; r(4) <='0'; wait for 10 ns;
49
50 r(1) <= '0'; r(2) <= '1'; r(3) <= '0'; r(4) <= '1'; wait for 10 ns;
51 r(1) <= '0'; r(2) <= '1'; r(3) <= '1'; r(4) <= '0'; wait for 10 ns;
52 r(1) <= '0'; r(2) <= '1'; r(3) <= '1'; r(4) <= '1'; wait for 10 ns;
53 r(1) <= '1'; r(2) <= '0'; r(3) <= '0'; r(4) <= '0'; wait for 10 ns;
54
    wait for 10 ns ;
55 end process;
56 END;
```

