ISTANBUL TECHNICAL UNIVERSITY ELECTRIC-ELECTRONIC FACULTY



${\it EHB326E} \\ {\it Introduction to Embedded Systems} \\ {\it Master-Slave Picoblaze Configuration} \\$

Designer:
M. Akif Özkanoğlu
040150037
Ömer Demirci
040160235

 $Supervisor: \\ {\bf M. Erhan Yalçın}$

CONTENTS

Li	List of Figures			
1	Introduction	1		
2	FIFO Structure 2.1 Definition of FIFO	1 1 1		
3	Design3.1 High Level System Schematic	5 5 6		
4	Simulation4.1 Master Simulation4.2 Slave Simulation4.3 FIFO Datapath Simulation4.4 TesBench	8 8 8 8 9		
5	Conclusions	9		
\mathbf{A}	ppendix	10		
\mathbf{R}	Leferences	21		

List of Figures

Figure 2.1	Example of FIFO Data	1
Figure 2.2	Example of full FIFO.	2
Figure 2.3	Example of empty FIFO	2
Figure 2.4	Flowchart of read pointer.	3
Figure 2.5	Flowchart of write pointer.	3
Figure 2.6	Datapath	4
Figure 2.7	Data path for status signals.	4
Figure 2.8	Schematic for System	5
Figure 3.1	High Level Schematic	5
Figure 3.2	ASM	6
Figure 4.1	Master Picoblaze Simulation.	8
Figure 4.2	Slave Picoblaze Simulation.	8
Figure 4.3	FIFO Simulation.	8
Figure 5.1	Vivado Schematic	0

reference |1|

INTRODUCTION

In this project, it is designed master-slave configurated microcontrollers which passes data between microcontrollers and block ram. The microcontroller for this project is choosen as picoblaze 6 which is 8-bit Xilinx soft-processor. Block RAM is used to read 8 bit data by master PicoBlaze. After reading process, master PicoBlaze sends data to slave PicoBlaze through 1 bit width line. For data transmission, A FIFO structure is constructed with a datapath and basic controller blocks.

FIFO STRUCTURE

DEFINITION OF FIFO

FIFO is the abbreviation for First-In, First-Out data buffer. It is a method for handling data structures where the first element is processed first and the newest element is processed last. In the structure of that project, FIFO is constructed as circular queue since its pointers increments by 1 bit. When the all bits is set high, all of them will be zero, then it repeats again from the beginning of the queue.

In case of a circular array, read pointer will always point to the front of the queue which is firstly sent, and read pointer will always point to the end of the queue. Initially, the read and the write pointers will be pointing to the same location, this would mean that the FIFO is empty or full.

New data is always added to the location pointed by the write pointer, and once the data is added, write pointer is incremented to point to the next available location.

In a circular FIFO, data is not actually removed from the memory array. Only the read pointer is incremented by one position when read strobe is executed. As the array data is only the data between write and read, hence the data left outside is not a part of the memory anymore, hence removed. The write and the read pointer will get reinitialised to 0 every time they reach the end of the bit limit. Circular FIFO write and read reinitialised.

In this design, while input data is 8 bit, output send 1 bit data. Thus, read pointer will need extra bit pointer although one write pointer is sufficient for writing processor.

EXAMPLE OF FIFO

Figure 2.1 shows a fifo which is loaded with data




Figure 2.1: Example of FIFO Data.

January 9, 2020 Page 1 of 21

Figure 2.2 shows a full FIFO



Figure 2.2: Example of full FIFO.

Figure 5.1 shows a empty FIFO




Figure 2.3: Example of empty FIFO.

In a circular FIFO, data is not actually removed from the memory array. Only the read pointer is incremented by one position when read strobe is executed. As the array data is only the data between write and read, hence the data left outside is not a part of the memory anymore, hence removed. The write and the read pointer will get reinitialised to 0 every time they reach the end of the bit limit. Circular FIFO write and read reinitialised.

In this design, while input data is 8 bit, output send 1 bit data. Thus, read pointer will need extra bit pointer although one write pointer is sufficient for writing processor.

Figure 2.4 flowchart of read pointer. Through this algorithm, it is ensured that read pointer will increase when the least significant is loaded into slave PicoBlaze. Since, the algorithm executed by slave processor calculates first loaded data into FIFO with shift left operation, finally it sends to output. For instance, it firstly takes most significant bit of the data, accumulate with next most significant bit after shift left operation in two instruction execution.

January 9, 2020 Page 2 of 21




Figure 2.4: Flowchart of read pointer.




Figure 2.5: Flowchart of write pointer.

January 9, 2020 Page 3 of 21




Figure 2.6: Datapath

Figure 2.6 is basic block diagram of data path. It adjusts pointer registers with load signals provided by controller of the FIFO top module. After that, it refresh next memory flags inside status data path module.




Figure 2.7: Data path for status signals.

Figure 2.7 shows status signal data path module which determine flag of the register array. To be more specific, by comparing locations of pointers, "fifo full" and "fifo empty" flag are established and connected as output port into controller of the fifo top module.

Figure 2.8 shows the connection between data path and controller which constitute the FIFO structure. Signals are connected together in the top FIFO module. As a result of these connections, FIFO data structures are successfully realized in order for picoblazes to concurrently work independently from each other.

January 9, 2020 Page 4 of 21

Project Report Part 3. Design




Figure 2.8: Schematic for System.

DESIGN

HIGH LEVEL SYSTEM SCHEMATIC




Figure 3.1: High Level Schematic

Figure 3.1 is the high level system connection diagram. A block ram is added to the master which can be read data from arbitrary address from ram. After reading instruction, master transmits data to the FIFO. Slave reads data from FIFO in arbitrary time and writes it to out port.

ASM

Figure 3.2 is the algorithmic state machine for the system. The FIFO signals are state control signals which enables interrupt for both master and slave picoblazes whenever the FIFO is full, master goes into interrupt with FIFO full flag, also slave goes into interrupt when the FIFO empty signal is HIGH.

January 9, 2020 Page 5 of 21

Project Report 3.3 Master FSM






Figure 3.2: ASM

MASTER FSM



January 9, 2020 Page 6 of 21

Project Report 3.3 Master FSM



January 9, 2020 Page 7 of 21

Project Report Part 4. Simulation

SIMULATION

MASTER SIMULATION

Figure 4.1 shows the master picoblaze simulation result. According to the Master simulation signals, it can be seen that master picoblaze reads data from ram and writes data to the FIFO accordingly. It can be seen from the picture that after FIFO is full, interrupt is asserted and read-write process is terminated by interrupt untill the FIFO full flag becomes low



Figure 4.1: Master Picoblaze Simulation.

SLAVE SIMULATION

Figure 4.2 shows the master picoblaze simulation result. The slave picoblaze goes into interrupt only at the startup, because it reads 1-bit data from picoblaze while master writes 8-bit at once to the FIFO.




Figure 4.2: Slave Picoblaze Simulation.

FIFO DATAPATH SIMULATION

Figure 4.3 shows the FIFO simulation result. FIFO full flag is mostly high because of the write speed is more than read speed 8 times.




Figure 4.3: FIFO Simulation.

January 9, 2020 Page 8 of 21

Project Report 4.4 TesBench

TESBENCH

TESTBENCH VERILOG CODE

```
'timescale 1ns / 1ps
 2
      module TOP_tb;
 3
            reg clock, reset, interrupt;
TOP uut(clock, reset);
 5
            initial
 6
            begin
 8
                   \verb|interrupt|<=0;
                   \textcolor{reset}{\texttt{reset}} < = 0;
 9
10
11
            always
12
            begin
13
                   clock <=0;
14
15
                   \#5;
                   {\tt clock} < =1;
16
17
                   \#5;
18
            \quad \text{end} \quad
            initial
19
20
            begin
21
                   reset <=1;
                   \#100;
22
23
                   \textcolor{reset}{\texttt{reset}} < = 0;
24
            end
     end module \\
25
```

CONCLUSIONS

This report summarized the design and simulation of the master-slave picoblaze configuration connected with a block ram. According to the simulations, it is seen that FIFO structure enables asynchronous write-read operation between mater and slave and interrupt signals for controlling write-read operations.

January 9, 2020 Page 9 of 21

APPENDIX

VIVADO SCHEMATIC




Figure 5.1: Vivado Schematic.

MASTER ASSEMBLY CODE

```
#ifDef proc::xPblze6
             #set proc::xPblze6::scrpdSize,
2
                                               ; [64, 128, 256]
                                                                                 100000000
             #set proc::xPblze6::clkFreq,
3
                                     ; in Hz
                                                                                                    TRUE
             #set IOdev::Master BRAM::en,
             #set IOdev::Master_BRAM::type,
                                                                                           mem
6
7
             \#set IOdev :: Master\_BRAM :: size,
                                                                                           1024
8
                                                                                           1024
             \#set instmem::pageSize,
9
10
             #set instmem::pageCount,
             #set instmem::sharedMemLocation,
                                                                                 loMem
                                                                                           ; [ hiMem, loMem ]
11
12
13
             #set IOdev::Master_BRAM::value,
                                                                                           {\rm instMem}
14
                                                                                                    TRUE
15
             #set IOdev::Master_BRAM::verilogEn,
             #set IOdev::Master_BRAM::verilogEntityName,
#set IOdev::Master_BRAM::verilogTmplFile,
                                                                                           "Master_BRAM"
16
17
                 ROM_form_7S_4K_14March13.v"
             #set IOdev::Master_BRAM::verilogTargetFile,
                                                                                           "Master BRAM.v"
18
   \#endIf
19
20
    #EQU write_address s0
21
    #EQU data s1
22
   #EQU read adress s4
23
    #EQU interrupt_reg sA
24
25
    #ORG ADDR, 0
             INT ENABLE
26
27
    init:
28
             LOAD write address, 0x25
             LOAD data , 0x00
29
30
             LOAD read_adress, 0xFF
31
             LOAD interrupt_reg, 0X00
    read:
32
33
             ADD read_adress, 0x01
             COMP read_adress, 64
34
             \overline{\text{JUMP Z}}, \underline{\text{dis\_interrupt}}
35
36
             ADD read_adress, b11000000
             RDPRT data, (read_adress)
RDPRT data, (read_adress)
37
38
             ADD read adress, \overline{b}01000000
39
    send:
40
41
             WRPRT data, (write_address)
             JUMP read
42
43
    dis_interrupt:
44
             INT DISABLE
    end:
45
46
             JUMP end
47
             ADD interrupt_reg , 01
48
49
             RETI ENABLE
    #ORG ADDR, 1023
50
        J\!U\!M\!P\ i\,s\,r
51
```

January 9, 2020 Page 11 of 21

SLAVE ASSEMBLY CODE

```
#ifDef proc::xPblze6
              #set proc::xPblze6::scrpdSize,
2
                                                  ; [64, 128, 256]
                                                                                      100000000
              #set proc::xPblze6::clkFreq,
3
                                       ; in Hz
                                                                                                          TRUE
              #set IOdev::Slave BRAM::en,
              #set IOdev::Slave_BRAM::type,
                                                                                                mem
6
7
              #set IOdev::Slave_BRAM::size,
                                                                                                 1024
8
                                                                                                 1024
              \#set instmem::pageSize,
9
10
              #set instmem::pageCount,
              #set instmem::sharedMemLocation,
                                                                                      loMem
                                                                                                 ; [ hiMem, loMem ]
11
12
13
              #set IOdev::Slave_BRAM::value,
                                                                                                 {\rm instMem}
14
                                                                                                          TRUE
15
              #set IOdev::Slave_BRAM::verilogEn,
              #set IOdev::Slave_BRAM::verilogEntityName,
#set IOdev::Slave_BRAM::verilogTmplFile,
                                                                                                 "Slave_BRAM"
16
17
                  ROM_form_7S_4K_14March13.v"
              #set IOdev::Slave BRAM::verilogTargetFile,
                                                                                                 "Slave BRAM.v"
18
    \#endIf
19
    #EQU hold s0
21
    #EQU data s1
22
    #EQU counter s2
23
   #EQU read_adress s4
#EQU write_address,sF
24
25
    #EQU interrupt_reg sA
26
    #ORG ADDR, 0
27
              INT ENABLE
28
    init:
29
              \begin{array}{ccc} LOAD & data\;,\;\; 0\,x00 \\ LOAD & read\_adress\;,\;\; 0xFF \end{array}
30
31
              LOAD interrupt_reg, 0X00
32
              LOAD write address, 0x11
LOAD hold, 0x00
33
34
              LOAD counter, 0 \times 00
35
36
    read:
              COMP counter,8
37
              JUMP Z, write
38
              SLO hold
39
              RDPRT\ data\,,\ ({\tt read\_adress}\,)
40
41
              ADD hold, data
              ADD counter, 1
42
              J\!U\!M\!P\ {\tt read}
43
44
    write:
              W\!R\!P\!R\!T\ \underline{hold}\ ,\ (\,write\_address\,)
45
46
              LOAD hold, 0x00
47
              LOAD counter,0x00
              JUMP read
48
49
    isr:
              ADD interrupt_reg , 01
50
              RETI ENABLE
51
    #ORG ADDR, 1023
52
         JUMP isr
53
```

January 9, 2020 Page 12 of 21

TOP MODULE VERILOG CODE

```
26
27
    timescale 1ns / 1ps
28
   module TOP(
29
        input clock, reset
30
31
32
        ///////////////MASTER PICOBLAZE//////////////////////////wire [17:0] instruction_master;
33
34
35
36
        wire [7:0] in_port_master,
                     out_port_master,
port_id_master;
37
38
39
40
        wire [11:0] address_master;
41
42
        wire bram_enable_master,
43
              write_strobe_master,
              k_write_strobe_master,
44
              read_strobe_master,
45
              {\tt interrupt\_master}\;,
46
47
             interrupt_ack_master;
48
        Master\_BRAM\ MBRAM(\,.\,address\,(\,address\_master\,)\;,
49
50
                             .instruction(instruction_master),
                             .enable(bram enable master),
51
                             . clk(clock));
52
53
        kcpsm6 master (.address (address master),
54
55
                        .instruction(instruction_master),
                        .\ bram\_enable(bram\_enable\_master)\ ,
56
                        . \ in\_port (in\_port\_master) \ ,
57
                        .out_port(out_port_master),
.port_id(port_id_master),
.write_strobe(write_strobe_master),
58
59
60
                        .k_{write\_strobe(k_{write\_strobe\_master)},
61
                        . read_strobe(read_strobe_master),
62
63
                        .interrupt(interrupt_master),
                        .interrupt_ack(interrupt_ack_master),
                        .sleep(1'b0),
65
66
                        .reset (reset),
                        .clk(clock));
67
68
69
70
71
72
        wire [5:0] ram_addr;
73
74
        wire bram_en=port_id_master[7]&port_id_master[6];
75
        assign ram addr=bram en?port id master [5:0]:0;
76
77
        blk_mem_gen_0 BRAM(.clka(clock),
78
                              .ena(bram en),
                              .wea(1'b0),
79
80
                              .addra(ram_addr),
                              .dina(8'bZ),
81
82
                              . douta(in_port_master));
83
        wire [17:0] instruction_slave;
84
85
        wire [7:0] in_port_slave,
86
87
                     out_port_slave,
                     port_id_slave;
88
89
        wire [11:0] address_slave;
90
91
        wire \ bram\_enable\_slave \,,
92
93
              write_strobe_slave,
94
              k write strobe slave,
              read_strobe_slave,
95
              interrupt_slave,
```

January 9, 2020 Page 13 of 21

```
97
              interrupt_ack_slave;
98
99
100
          Slave_BRAM SBRAM(.address(address_slave),
101
                           .instruction(instruction_slave),
102
103
                           .enable(bram_enable_slave),
                           . clk(clock));
104
105
         kcpsm6 slave (.address(address_slave),
106
                       . \ instruction \, (\, instruction \, \_ \, slave \, ) \; ,
107
108
                       .bram_enable(bram_enable_slave),
                       in port (in port slave),
109
                       .out_port(out_port_slave),
.port_id(port_id_slave),
110
111
                       .write_strobe(write_strobe_slave),
112
                       .k_write_strobe(k_write_strobe_slave),
.read_strobe(read_strobe_slave),
113
114
                       .interrupt(interrupt_slave),
115
116
                       .interrupt_ack(interrupt_ack_slave),
117
                       . sleep (1, \overline{b0}),
                       .reset (reset),
118
119
                       . clk(clock));
120
121
        122
123
124
         assign data_in=out_port_master;
         wire data_out,
125
              fifo_full
126
127
              fifo_empty,
              fifo_threshold,
128
              fifo_overflow .
129
130
              fifo_underflow;
131
132
         assign in_port_slave={7'd0,data_out};
133
         fifo \ FIFO(write\_strobe\_master\;,
134
135
                   read_strobe_slave,
                   clock,
136
137
                    reset
138
                   data_in,
                   data_out,
fifo_full
139
140
141
                   fifo_empty,
                   fifo\_threshold\;,
142
143
                    fifo_overflow
                   fifo_underflow
144
145
        );
146
147
148
         assign interrupt_master=fifo_full;
         assign interrupt_slave=fifo_empty;
149
150
151
    endmodule
```

January 9, 2020 Page 14 of 21

FIFO VERILOG CODE

```
'timescale 1\,\mathrm{ns} / 1\,\mathrm{ps}
152
153
154
155
     module fifo (
           input wr, rd, clk, rst, input [7:0] data_in,
156
157
158
           output data out,
                     fifo_full,
159
160
                     fifo_empty
                     fifo_threshold,
161
                     fifo_overflow, fifo_underflow
162
163
           );
164
165
           wire [4:0] wptr, rptr;
166
           wire [3:0] rbit;
167
168
           wire rptr_ld, fifo_rd, fifo_we, overflow_set, underflow_set;
169
           controller uut1(clk,
170
171
172
                                 wr,
                                 rd,
173
174
                                  fifo_full,
                                 fifo_empty,
fifo_threshold,
175
176
                                  {\tt rbit}^{\bar{}},
177
                                 rptr_ld,
fifo_rd,
fifo_we,
178
179
180
                                  overflow_set,
181
182
                                  underflow_set);
183
184
185
           datapath uut2(clk,
186
                               rst,
187
                               _{\mathrm{rptr\_ld}} ,
                               fifo_rd,
fifo_we,
188
189
190
                               overflow_set,
                               {\tt underflow\_set} \;,
191
192
                               data_in,
193
                               fifo_overflow,
                               fifo_underflow,
194
195
                               rbit,
                               fifo_full,
196
                               fifo_empty, fifo_threshold,
197
198
                               data_out);
199
200
201
     endmodule
```

January 9, 2020 Page 15 of 21

CONTROLLER VERILOG CODE

```
202
     'timescale 1ns / 1ps
203
204
    module controller (
         input clk, rst, wr_en, rd, fifo_full, fifo_empty, fifo_threshold,
205
         input [3:0] rbit
206
         output \ rptr\_ld \ , fifo\_rd \ , fifo\_we \ , overflow\_set \ , \ underflow\_set
207
208
209
210
         status_controller status(wr_en,
211
                                       fifo_full,
212
213
                                       fifo_empty,
                                       overflow_set,
214
215
                                       underflow_set);
216
         assign fifo_rd = (~fifo_empty) & rd;
217
         assign fifo_we = (~fifo_full) & wr_en;
218
         assign rptr_ld = (rbit[\overline{2}:0]==3'b00\overline{0}) & fifo_rd;
219
220
221
     endmodule
222
223
224
    module status_controller(
         input wr_en,rd,fifo_full,fifo_empty,
225
226
         output overflow_set , underflow_set );
227
         assign\ overflow\_set = fifo\_full\ \&\ wr\_en;
228
229
         assign underflow_set = fifo_empty&rd;
    endmodule
230
```

DATAPATH VERILOG CODE

```
231
232
     'timescale 1ns / 1ps
233
234
    module datapath (
235
         input clk, rst, rptr_ld, fifo_rd, fifo_we, overflow_set, underflow_set,
236
237
         input [7:0] data_in,
         output fifo_overflow, fifo_underflow,
238
         output [3:0] rbit,
239
240
         output fifo_full , fifo_empty , fifo_threshold , data_out);
241
242
         wire [4:0] rptr;
         wire [4:0] wptr;
243
244
245
         rptr_reg reg1(clk,
                         rst,
246
                         rptr_ld,
247
                         rptr);
248
249
250
         rbit_reg reg2(clk,
                          rst,
251
                          fifo_rd,
252
253
                          rbit);
254
255
         wptr_reg reg3(clk,
^{256}
257
                         fifo we.
258
                         wptr);
259
         memory_array_reg memory(data_out,
260
261
                                     {\rm data\_in} ,
                                     clk,
262
263
                                     fifo_we,
                                     wptr,
264
265
                                     rptr,
```

January 9, 2020 Page 16 of 21

```
rbit);
266
267
                                            status (clk,
           status signal datapath
268
269
                                                      overflow_set,
270
                                                      underflow_set,
271
272
                                                      fifo\_we ,
                                                      fifo_rd ,
273
274
                                                      wptr, rptr,
275
                                                      fifo_full,
                                                     fifo_empty, fifo_threshold,
276
277
                                                      fifo_overflow,
278
                                                      fifo underflow);
279
280
     endmodule
281
282
283
     module rptr reg(clk, rst, load, rptr);
284
           input clk, rst, load;
285
286
           output reg [4:0] rptr;
287
288
           always @(posedge clk)
289
           begin
                if (rst)
290
291
                begin
                      rptr <= 5'b000000;
292
293
                end
                else if (load)
294
295
                begin
                      {\tt rptr} \; <= \; {\tt rptr} \; + \; 5 \, {\tt 'b0000001} \, ;
296
297
                end
           end
298
299
     endmodule
300
301
     module rbit reg(clk, rst, load, rbit);
302
           input clk, rst, load;
303
304
           output reg [3:0] rbit;
305
           always @(posedge clk)
306
307
           begin
                if (rst)
308
309
                begin
                      rbit <= 4'b0111;
310
                end
311
                else if (load)
312
                begin
313
                      rbit <= rbit + 4'b1111;
314
315
                \quad \text{end} \quad
           end
316
317
318
     endmodule
319
320
321
     module wptr_reg(clk, rst, fifo_we, wptr);
322
323
           input clk , rst , fifo we;
           output [4:0] wptr;
324
325
           reg [4:0] wptr;
326
327
328
329
           always @(posedge clk )
           begin
330
331
332
                      wptr <= 5'b00000;
                \begin{array}{ll} \textbf{else} & \textbf{if} \, (\, \textbf{fifo} \, \underline{\hspace{1pt}} \, \textbf{we} \, ) \end{array}
333
334
                      wptr <= wptr + 5'b00001;
335
336
                     \mathrm{wptr} <= \mathrm{wptr};
337
           end
338
     endmodule
```

January 9, 2020 Page 17 of 21

```
340
341
     module memory array reg(data out, data in, clk, load, wptr, rptr, rbit);
342
343
          output data out;
344
          input [7:0] data_in;
345
346
          input clk, load;
          input [4:0] wptr, rptr;
347
348
          input [3:0] rbit;
349
          reg [7:0] data reg [15:0];
350
351
          assign data_out = data_reg[rptr[3:0]][rbit[2:0]];
352
353
354
          always @(posedge clk)
355
          begin
               if (load)
356
357
                    data_reg[wptr[3:0]] <= data_in;
          end
358
359
360
     endmodule
361
362
363
     module status_signal_datapath(
364
          input clk,
365
                 rst,
                 overflow_set,
366
                 {\tt underflow\_set}\;,
367
368
                 fifo\_we\;,
369
                 fifo_rd,
370
371
          input [4:0] wptr, rptr,
372
373
          output reg fifo_full,
                        fifo empty,
374
375
                        fifo_threshold
376
                        fifo_overflow,
                        fifo_underflow);
377
378
379
          wire fbit_comp, overflow_set, underflow_set;
380
381
          wire pointer_equal;
          wire [4:0] pointer result;
382
383
          assign\ fbit\_comp = wptr[4] \hat{\ } rptr[4];
384
          assign \ pointer\_equal = (wptr[3:0] - rptr[3:0]) \ ? \ 0:1;
385
          assign pointer_result = wptr[4:0] - rptr[4:0];
386
387
          always @(*)
388
389
          begin
               fifo_full =fbit_comp & pointer_equal;
390
               fifo\_empty \, = \, (~fbit\_comp) \, \, \& \, \, pointer\_equal \, ;
391
392
               fifo_threshold = (pointer_result[4]||pointer_result[3]) ? 1:0;
          end
393
394
          always @(posedge clk )
395
396
          begin
397
               if (rst)
398
                    fifo overflow <=0;
               \begin{array}{ll} \textbf{else} & \textbf{if} \; (\; (\; \texttt{overflow} \_ \, \texttt{set} \! = \! 1) \& \& (\; \texttt{fifo} \_ \, \texttt{rd} \! = \! = \! 0)) \end{array}
399
                    fifo_overflow <=1;
400
               else if (fifo_rd)
401
402
                    fifo_overflow <=0;
403
                    fifo\_overflow <= fifo\_overflow;
404
405
          end
406
          always @(posedge clk )
407
408
          begin
               if (rst)
409
                    fifo_underflow <=0;
410
                     if ((underflow_set==1)&&(fifo_we==0))
411
                    fifo underflow <=1;
412
413
               else if(fifo_we)
```

January 9, 2020 Page 18 of 21

```
      414
      fifo_underflow <=0;</td>

      415
      else

      416
      fifo_underflow <= fifo_underflow;</td>

      417
      end

      418
      endmodule
```

TESTBENCH VERILOG CODE

```
'timescale 1 \, \mathrm{ns} / 1 \, \mathrm{ps}
420
421
      module TOP_tb;
422
           reg clock, reset, interrupt;
TOP uut(clock, reset);
423
424
            initial
425
426
            begin
                 \verb|interrupt|<=0;
427
428
                  {\tt reset} < = 0;
429
430
431
            always
432
            begin
                 clock <= 0;
433
434
                 \#5;
                 clock <=1;
435
436
                 \#5;
437
            end
            initial
438
439
            begin
                 reset <=1;
440
                  \#100;
441
442
                  reset <=0;
            end
443
      endmodule
```

MEMORY COE FILE

```
{\tt MEMORY\_INITIALIZATION\_RADIX}{=}10;
   MEMORY_INITIALIZATION_VECTOR=
2
   0,
3
   1,
4
   2,
5
   3,
6
   4,
7
    5,
9
    6,
   7,
10
11
    8,
    9,
12
13
    10,
    11,
    12,
15
    13,
16
17
    14,
    15,
18
19
    16,
20
    17,
    18,
21
22
    19,
    20,
23
   21,
^{24}
25
    22,
    23,
26
   24,
27
    25,
28
   26,
29
  27,
30
```

January 9, 2020 Page 19 of 21

```
28,
31
    29,
32
   30,
33
   31,
34
35
   33,
36
   34,
37
    35,
38
   36,
39
   37,
40
    38,
41
42
   39,
43
    41,
44
45
    42,
    43,
46
47
    44,
    46,
49
50
    47,
51
    48,
    49,
52
53
   50,
    51,
54
   52,
55
    53,
57
    54,
58
    55,
59
60
    57,
61
    58,
    59,
62
    60,
63
    61,
   62,
65
   63;
```

January 9, 2020 Page 20 of 21

REFERENCES

[1]	$FIFO\ Structure.\ \verb VRL: https://www.wikizeroo.org/index.php?q=aHR0cHM6Ly91bi53aWtpcGVkaWEndersenses. FIFO\ Structure. Left of the structure of the struct$
	(accessed: 01.09.2020).