Bhargav Nagaraju

ee22resch11012@iith.ac.in | bhargavnagaraju@gmail.com | +91 9494692907

EDUCATION

Institution	Degree / Board	Passing Year	Score / CGPA
Indian Institute of Technology Hyderabad	B.Tech	2027	7.50
Sri Chaitanya Junior College	Class XII (Board of Intermediate Education)	2009	81.30%
ST. Joseph's High School	Class X (Indian Certificate of Secondary Education)	2007	73.00%

SCHOLASTIC ACHIEVEMENTS

Qulaified for GATE in 2013,2014,2016,2020

POSITIONS OF RESPONSIBILITY

- Delivered lectures for the undergraduate course **Digital Circuits (EE1202)**.
- Served as a Teaching Assistant for the **Analog Circuits Laboratory**, **Analog Integrated Circuit Design (AICD)** coursework, and a technical boot camp.
- Evaluated examination papers and assignments and provided constructive feedback to students.
- Assisted undergraduate and postgraduate students with laboratory experiments, coursework, and technical problem-solving.
- Supported the faculty supervisor in multiple research and development projects beyond the scope of doctoral thesis work.

SKILLS

Proficient in **Cadence Virtuoso** for analog and mixed-signal schematic design and simulation.

Experienced in **custom IC layout design**, physical verification, and DRC/LVS using **Calibre**.

Familiar with **EMX** for electromagnetic (EM) simulation and passive component analysis.

Knowledge of **RF impedance matching** techniques and matching network design.

Proficient in the use of **Electronic Design Automation (EDA) tools** for analog/RF IC design and verification.

Basic proficiency in **MATLAB** for signal processing, data analysis, and simulation.

Solid understanding of **analog and RF circuit operation**, including the behavior of fundamental circuit building blocks.

RELEVANT COURSES

Analog IC design

VLSI technology

Radio frequency IC design

PROJECTS

1. **Top-level Transmitter Baseband** implemented for wireless low power network (consists of **DAC(12 bit resolution @32MHz sampling frequency), TIA, LPF, Voltage** & **current biasing circuits, LDO** and **BGR**)(**schematic and layout with testing are done**)

2. Designed and implemented a **complete receiver chain** for wireless communication applications in **65 nm CMOS technology**, achieving a **noise figure below 1.5 dB**. Successfully completed both the **schematic design** and **custom IC layout.**

3. A few basic simulations for **Delta sigma modulator** have done.

4.Designing a new project on TTD (True Time Delay)

EXTRACURRICULAR

Good at explaining the basic concepts

WORK EXPERIENCE

Worked as an Assistant Professor at GMRIT College approximately 5 years

Worked as JRF under Prof. Gajendranath Chowdary for 8 months