

Single Cycle Datapath Processor using MIPS

Piero Morales

Computer Science University Student
University of Engineering and Technology
Lima, Peru
piero.morales@utec.edu.pe

Angel Motta

Computer Science University Student
University of Engineering and Technology
Lima, Peru
angel.motta@utec.edu.pe

Abstract—Two undergraduates implemented a 32 bits pathline based on RISC MIPS for a computer architecture course. This datapath support instructions R-type, I-type and J-type. This included designing the architecture in Verilog, developing test bench modules for the implementation.

Index Terms—Computer architecture, risc, verilog, processor, big endian, microprocessor without interlocked pipeline stages

I. INTRODUCTION

The form, design, and implementation of CPUs have changed over the course of their history, but their fundamental operation remains almost unchanged. The CPU has become the nerve center of any computer, from mobile devices to super-computers. From the beginning of computer era scientists have tried to improve processor performance not only increasing the number of transistors, but also by improving the instructions that the processor executes. A major change that happened for CPUs is the paradigm from a single core to multi core that increased significantly its performance. In this way, Moore's law, that until this moment had traced the future of processors, is discarded.

II. METHODOLOGY

For this project we use a Hardware Description Language (HDL) to design and simulate our processor and all its components related. The datapath was coded in Verilog. We choose Verilog [2] as HDL because is widely used in the industry and it was simulated and tested using test bench modules.

The goal of this project is achieve a better understanding of MIPS single-cycle and implement it with focussing in the basic operations with integers, covering R-type, I-type and J-type instructions for 32 bits MIPS ISA:

TABLE I
R TYPE

Instructions		
ADD	Subtraction (SUB)	AND
NOR	OR	Set Less Than (SLT)
Jump Register (JR)		

TABLE II
I TYPE

Instructions		
Add Immediate (ADDI)	Subtraction Immediate (SUBI)	AND Immediate (ANDI)
OR Immediate (ORI)	Set Less Than Immediate (SLTI)	Store Byte (SB)
Store Halfword (SH)	Store Word (SW)	Load Byte (LB)
Load Halfword (LH)	Load Word (LW)	Load Upper Immediate (LUI)
Branch On Equal (BEQ)	Branch On Not Equal (BNEQ)	Branch On Greater than equal zero (BGEZ)

TABLE III
J TYPE

Instructions		
Jump (J)	Jump and Link (JAL)	—

A. Datapath

To achieve the goal of supporting all instructions listed before we need to implement the following components:

- Arithmetic Logic Unit (ALU), one of the core componentes of the processor who make the operations of addition, subtraction, comparison between two numbers, logic AND, logic OR, logic NOR.
- Instruction Memory, stores all the instructions to be read and executed according to the address selected.
- PC Counter, a register to hold the address of the current instruction being executed.
- Register File, space that stores 32 registers for MIPS ISA, each one of 32 bits.
- Data Memory, stores the data to support load and stores instructions.
- Multiplexor 2 to 1, determine which of the 2 inputs input select, based on a selector signal i.e. in the selection between the PC Counter, the branch or the jump.
- Adder, execute $PC + 4$ to link the following instruction, also is used for the offset to cover the branch instruction.
- Shift Left 2 and 16, to be used to calculate the offset for the branch and load a number up to 32 bits respectively.
- Sign extend, used to extend the most significant bit of

the number.

- and the control component for support all the instructions deciding which signal activate depending on the type of instruction and the operation.

The structure of the datapath including all the components:




Fig. 1. Datapath.

B. Verilog

The implementation in Verilog is in a single file called `Datapath.v` where is coded the instruction set architecture. Three different files called `instruction.txt` are used to test and validate the correct functionality of the implementation along with a file called `Test_datapath.v`. In total the implementation is composed of the following 5 files:

```
Datapath.v           (implementation)
Test_datapath.v      (testing module)
instruction.txt       (for arithmetic operations)
instruction.txt       (for load and store operations)
instruction.txt       (for branch and jump operations)
instruction.txt       (test a factorial program)
```

III. EXPERIMENTAL SETUP

The implementation of the datapath has the following setup

A. Instructions and opcodes

The opcodes used in the implementation are shown in the Table IV

B. Register File

32 registers, each one of 32 bits.

C. Instruction memory

Size: 256 bytes

D. Data memory

Size: 256 bytes

TABLE IV
OPCODE MIPS

N	TYPE	OPCODE	OPERATION
1	ADD	000000	add \$s0,\$t0,\$t1
2	SUB	000001	add \$s1,\$t2,\$t3
3	AND	000010	and \$s2,\$t4,\$t5
4	NOR	000011	nor \$s3,\$t6,\$t7
5	OR	000100	or \$s4,\$t8,\$t9
6	SLT	000101	slt \$s5,\$t0,\$t1
7	ADDI	000110	addi \$s6,\$t2,45
8	SUBI	000111	subi \$s7,\$t3,37
9	ANDI	001000	andi \$s0,\$t4,66
10	ORI	001001	ori \$s1,\$t5,89
11	SLTI	001010	slti \$s2,\$t6,65535
12	LB	001011	lb \$s3,33,(\$zero)
13	LH	001100	lh \$s4,65(\$zero)
14	LW	001101	lw \$s5,48(\$zero)
15	LUI	001110	lui \$s6,346
16	MUL	001111	mul \$s2,\$s0,\$s1
17	SB	010000	sb \$s7,24(\$zero)
18	SH	010001	sh \$s0,73,(\$zero)
19	SW	010010	sw \$s1,91,(\$zero)
20	BEQ	010011	beq \$t0,\$t1,1
21	BNEQ	010100	bneq \$t2,\$t3,1
22	BGEZ	010101	bgez \$t4,10
23	J	010110	j 12
24	JAL	010111	jal 15
25	JR	011000	jr \$ra

E. Data memory

Size: 256 bytes

F. Testbench

Each test bench is using 5 nanoseconds as a positive clock signal and negative clock signal which give us 10 nanoseconds in total per clock cycle. The implementation has three different test bench for each operation type (arithmetic, load and store, branch and jump) and one final test bench to validate a factorial program.

TABLE V
TESTBENCH 1

Instructions		
ADD	Subtraction (SUB)	AND
NOR	OR	Set Less Than (SLT)
Add Immediate (ADDI)	Subtraction Immediate (SUBI)	AND Immediate (ANDI)
OR Immediate (ORI)	Set Less Than Immediate (SLTI)	—

TABLE VI
TESTBENCH 2

Instructions		
Store Byte (SB)	Store Halfword (SH)	Store Word (SW)
Load Byte (LB)	Load Halfword (LH)	Load Word (LW)
Load Upper Immediate (LUI)		

TABLE VII
TESTBENCH 3

Instructions		
Branch On Equal (BEQ)	Branch On Not Equal (BNEQ)	Branch On Greater than equal zero (BGEZ)
Jump (J)	Jump and Link (JAL)	Jump Register (JR)

To get a more a realistic test of the processor implemented, It will execute a C program that do a factorial operation (figure 2). The factorial program will use a variety of intructions implemented including recursivity technique, it will be the test bench 4.

```
int fact(int n){
    if (n<1)
        return 1;
    else
        return n*factorial(n-1)
}
variable = factorial(10);
```

Fig. 2. Factorial function - C code.

The factorial program on MIPS is shown in figure 3.

IV. EVALUATION

According to the proposed set of test bench, We calculate the CPU time [5] (time processing) for each test bench considering the following equation:

$$Time = PI * CPI * ClockCycleTime$$

Where time means execution time measured in seconds per program. PI is Program Instructions (instructions executed for the program), CPI is Clock Cycles per instruction and Clock Cycle time measured in seconds per clock cycle.

We executed the test bench 1, 2, 3 and 4, these were the results:

Comparing the results of Fig. 5., Fig. 8. and Fig. 9. with the Table VIII we get the same amount of clock cycles and the time for each file, also the results of the instructions are as we expected.

Fact:

```
addi $a0, $zero, 10
subi $sp, $sp, 8
sw $ra, 4($sp)
sw $a0,0($sp)
slti $t0,$a0,1
beq $t0,$zero,L1
addi $v0,$zero,1
addi $sp,$sp,8
jr $ra
L1:
subi $a0,$a0,1
jal fact
lw $a0,0($sp)
lw $ra,4($sp)
addi $sp,$sp,8
mul $v0,$a0,$v0
jr $ra
```

L1:

Fig. 3. Factorial program on MIPS.

TABLE VIII
CPU TIME

	Total instructions	Total of executed instructions (Expected)	Clock Cycles	Clock Cycle Time (ns)	CPU Time (ns)
Test bench 1	11	11	11	10	110
Test bench 2	7	7	7	10	70
Test bench 3	22	17	17	10	170
Test bench 4	18	131	131	10	1310

V. CONCLUSION

- A team of 2 undergraduates designed and implemented and tested a 32-bits MIPS processor. The implementation was completed as part of an academic semester-long Computer Architecture course.
- This implementation of single-cycle datapath is a close replica of the original in the early days of RISC architecture. Nowadays this approach show limitations of performance due to the execution of 1 instruction per cycle and this implementation is not considering pipeline technique to improve the performance.
- The implementation successfully passed all tests bench including a factorial program which used many components of the architecture.

VI. COMMENTS

- When we are simulating our component in ModelSim no warnings must appear when the simulation starts, otherwise there was some error or unexpected behaviour. One common issue is referring a wire or register as an input or output of a module with diferent length.
- In ModelSim is the identifier is not declare verilog assume is a wire.

```

C:/Programas/Modeltech_pe_edu_10.4a/examples/ProyectoFinal/FinalTestBench1.v (/finalpj_testbench_1) - Default
Ln#
3 module finalpj_testbench_1;
4   reg[4*8:0] str_op;
5   reg cnt;
6
7 instrument.v x FinalTestBench1.v x
Transcript
# 20 Operation = SUB Clock= 0 Resultado = 0x00007cd9 Overflow = 0
# 30 Operation = AND Clock= 1 Resultado = 0x0000c117 Overflow = 0
# 40 Operation = AND Clock= 0 Resultado = 0x0000c117 Overflow = 0
# 50 Operation = NOR Clock= 1 Resultado = 0xfffff8189 Overflow = 0
# 60 Operation = NOR Clock= 0 Resultado = 0xfffff8189 Overflow = 0
# 70 Operation = OR Clock= 1 Resultado = 0x00007eb6 Overflow = 0
# 80 Operation = OR Clock= 0 Resultado = 0x00007eb6 Overflow = 0
# 90 Operation = SLT Clock= 1 Resultado = 0x00000000 Overflow = 0
run
# 100 Operation = SLT Clock= 0 Resultado = 0x00000000 Overflow = 0
# 110 Operation = ADD Clock= 1 Resultado = 0x00005da7 Overflow = 0
# 120 Operation = ADD Clock= 0 Resultado = 0x00005da7 Overflow = 0
# 130 Operation = SUB Clock= 1 Resultado = 0x0000c08b Overflow = 0
# 140 Operation = SUB Clock= 0 Resultado = 0x0000c08b Overflow = 0
# 150 Operation = AND Clock= 1 Resultado = 0x000010f6 Overflow = 0
# 160 Operation = AND Clock= 0 Resultado = 0x000010f6 Overflow = 0
# 170 Operation = OR Clock= 1 Resultado = 0x00007fff Overflow = 0
# 180 Operation = OR Clock= 0 Resultado = 0x00007fff Overflow = 0
# 190 Operation = SLT Clock= 1 Resultado = 0x00000000 Overflow = 0
V$IM 25> run
# 200 Operation = SLT Clock= 0 Resultado = 0x00000000 Overflow = 0
# 210 Operation = SLT Clock= 1 Resultado = 0xxxxxxx Overflow = x

```

Fig. 4. Execution results for test bench 1.

```

C:/Programas/Modeltech_pe_edu_10.4a/examples/ProyectoFinal/FinalTestBench4_fact.v (/finalpj_testbench_4) - Default
Ln#
7 wire[31:0] resultado;
8 wire overflow;
9
10 datapath test(clk, resultado, overflow);
11
12 always #10 clk = ~clk;
13 initial
14   begin
15     clk = 0;
16     #2620 $finish; //131 clock cycles
17   end
18
19 initial
20   $monitor($time, " Clock= %h Resultado = 0x%h Overflow = %h",
21           clk, resultado, overflow);
22 endmodule
instrument.v x FinalTestBench4_fact.v x
Transcript
# 2540 Clock= 0 Resultado = 0x00000096 Overflow = 0
# 2550 Clock= 1 Resultado = 0x00375f00 Overflow = 0
# 2560 Clock= 0 Resultado = 0x00375f00 Overflow = 0
# 2570 Clock= 1 Resultado = 0x00000008 Overflow = 0
# 2580 Clock= 0 Resultado = 0x00000008 Overflow = 0
# 2590 Clock= 1 Resultado = 0x00375f00 Overflow = 0
# 2600 Clock= 0 Resultado = 0x00375f00 Overflow = 0
# 2610 Clock= 1 Resultado = 0x0000008e Overflow = 0
** Note: $finish : C:/Programas/Modeltech_pe_edu_10.4a/examples/ProyectoFinal/Fin

```

Fig. 5. Execution results of the test bench for the factorial.

- The verilog compiler doesn't warn you when a module instantiation does not exist until you simulate it
- One common problem is assume the execution of the code in the components of the datapath will be sequential, that is not correct since we have the always @ block and that could be executed in the upper sign of the clock or the lower sign.
- For those who are used to the conditional statements of the programming languages it is a little difficult at the beginning use verilog, because at the digital circuit level there we only have and, or, xor and all the gates.
- To find the errors in the testing fase we can navigate in the windows objects in ModelSim through the modules to find the issue.

REFERENCES

[1] MIPS.com. (2016). MIPS® Architecture for Programmers Volume II-A: The MIPS32® Instruction Set Manual. [online] Available at: <https://s3-eu-west-1.amazonaws.com/downloads-mips/documents/MD00086-2B-MIPS32BIS-AFP-6.06.pdf> [Accessed 27 Nov. 2018].

```

Input:
10!

Result:
3628800

```

Fig. 6. Wolfram Alpha - Factorial of 10. [6]

```

C:/Programas/Modeltech_pe_edu_10.4a/examples/ProyectoFinal/FinalTestBench2.v (/finalpj_testbench_2) - Default
Ln#
1 include "proyecto_final.v";
2
3 module finalpj_testbench_2;
4   //wire[31:0] resultado;
5
6 instrument.v x FinalTestBench2.v x
Transcript
V$IM 26> run
# 0 Operation = SB Clock= 0 Resultado = 0x000000f6 Overflow = 0
# 10 Operation = SH Clock= 1 Resultado = 0x00000395 Overflow = 0
# 20 Operation = SH Clock= 0 Resultado = 0x00000395 Overflow = 0
# 30 Operation = SW Clock= 1 Resultado = 0x0000f917 Overflow = 0
# 40 Operation = SW Clock= 0 Resultado = 0x0000f917 Overflow = 0
# 50 Operation = LB Clock= 1 Resultado = 0x000000f6 Overflow = 0
# 60 Operation = LB Clock= 0 Resultado = 0x000000f6 Overflow = 0
# 70 Operation = LH Clock= 1 Resultado = 0x00000395 Overflow = 0
# 80 Operation = LH Clock= 0 Resultado = 0x00000395 Overflow = 0
# 90 Operation = LW Clock= 1 Resultado = 0x0000f917 Overflow = 0
V$IM 27> run
# 100 Operation = LW Clock= 0 Resultado = 0x0000f917 Overflow = 0
# 110 Operation = LW Clock= 1 Resultado = 0x06f10000 Overflow = 0
# 120 Operation = LW Clock= 0 Resultado = 0x06f10000 Overflow = 0
# 130 Operation = LW Clock= 1 Resultado = 0xxxxxxx Overflow = x

```

Fig. 7. Execution results for test bench 2.

[2] IEEE Standard for Verilog Hardware Description Language. IEEE Standard 1364-2005 (Revision of IEEE Standard 1364-2001). <http://dx.doi.org/10.1109/IEEESTD.2006.99495>, 2006. Last access 26 November 2018.

[3] Mentor.com. (2018). ModelSim PE Student Edition. [online] Available at: https://www.mentor.com/company/higher_ed/modelsim-student-edition [Accessed 27 Nov. 2018].

[4] Ashenden, P. (2008). Digital Design: An Embedded Systems Approach Using Verilog. Burlington, MA: Elsevier Science, pp.22,23.

[5] Patterson, D., Hennessy, J. and Alexander, P. (2012). Computer organization and design. 4th ed. Waltham, Mass: Morgan Kaufmann, pp.35.

[6] Wolframalpha.com (2018). Wolfram—Alpha: Making the world's knowledge computable. [online] Wolframalpha.com. Availableat:<https://www.wolframalpha.com/input/?i=factorial+10> [Accessed 28 Nov. 2018].

```
C:/Programas/Modeltech_pe_edu_10.4a/examples/ProyectoFinal/FinalTestBench3.v (/finalpj_testbench_3) - Default
Ln#
127 |         clk = 0;
128 |     end
129 | #10 begin
130 |     //
131 |     str op = "JR";
<
instrument.v x FinalTestBench3.v x
Transcript
#
# 100 Operation = BGEZ Clock= 0 Resultado = 0x00000020 Overflow = 0
# 110 Operation = ADDI Clock= 1 Resultado = 0x00000099 Overflow = 0
# 120 Operation = ADDI Clock= 0 Resultado = 0x00000099 Overflow = 0
# 130 Operation = ADDI Clock= 1 Resultado = 0x0000009a Overflow = 0
# 140 Operation = ADDI Clock= 0 Resultado = 0x0000009a Overflow = 0
# 150 Operation = ADDI Clock= 1 Resultado = 0x0000009b Overflow = 0
# 160 Operation = ADDI Clock= 0 Resultado = 0x0000009b Overflow = 0
# 170 Operation = JUMP Clock= 1 Resultado = 0x00000034 Overflow = 0
# 180 Operation = JUMP Clock= 0 Resultado = 0x00000034 Overflow = 0
# 190 Operation = SUBI Clock= 1 Resultado = 0x00000000 Overflow = 0
run
#
# 200 Operation = SUBI Clock= 0 Resultado = 0x00000000 Overflow = 0
# 210 Operation = JAL Clock= 1 Resultado = 0x00000050 Overflow = 0
# 220 Operation = JAL Clock= 0 Resultado = 0x00000050 Overflow = 0
# 230 Operation = ADDI Clock= 1 Resultado = 0x00000003 Overflow = 0
# 240 Operation = ADDI Clock= 0 Resultado = 0x00000003 Overflow = 0
# 250 Operation = JR Clock= 1 Resultado = 0x0000003c Overflow = 0
# 260 Operation = JR Clock= 0 Resultado = 0x0000003c Overflow = 0
# 270 Operation = ADDI Clock= 1 Resultado = 0x00000064 Overflow = 0
# 280 Operation = ADDI Clock= 0 Resultado = 0x00000064 Overflow = 0
# 290 Operation = JR Clock= 1 Resultado = 0x00000048 Overflow = 0
VSIW 21> run
#
# 300 Operation = JR Clock= 0 Resultado = 0x00000048 Overflow = 0
# 310 Operation = ADDI Clock= 1 Resultado = 0x000000f9 Overflow = 0
# 320 Operation = ADDI Clock= 0 Resultado = 0x000000f9 Overflow = 0
# 330 Operation = Clock= 1 Resultado = 0x00000000 Overflow = 0
```

Fig. 8. Execution results for test bench 3.