


①


The 2 bit addition can be viewed as:

$$\begin{array}{r}
 C \quad C_i \\
 A_1 \quad A_0 \\
 + B_1 \quad B_0 \\
 \hline
 C_0 \quad \Sigma_1 \quad \Sigma_0
 \end{array}$$


- In terms of using 1-bit full adders this would look like:




- The intermediate Carry -  $C$  can be fed into a 2<sup>nd</sup> 1-bit full adder like shown below:



- Putting the 2 full adders together we have:






where  

$$C = C_1(A_0 + B_0) + A_0 B_0$$

②

A)

We first  $\neg B$  and  $A$  before the first  $\&$  gate. And we first  $\neg D$  and  $C$  before the second one.  
Then we first both correct before the OR Gate



B) In the first two columns we look for A & !B and obtain 4 ones in the output. Similarly we look for C but not D in the two following columns.

RAM CONTENTS					
Address				Output Data	
A	B	C	D	F	
0	0	0	!D 0	0	
0	0	0	1	0	
0	0	C 1	!D 0	1	
0	0	1	1	0	
0	1	0	!D 0	0	
0	1	0	1	0	
0	1	C 1	!D 0	1	
0	1	1	1	0	
1	!B 0	0	!D 0	1	
1	0	0	1	1	
A 1	0	C 1	!D 0	1	
1	0	1	1	1	
1	1	0	!D 0	0	
1	1	0	1	0	
1	1	C 1	!D 0	1	
1	1	1	1	0	