VLSI System Design

Yu-Chi Chu

1. Introduction

Instruction Set Format

For this project, I have chosen the RISC-V instruction set architecture (ISA) as the foundation. We have implemented a five-stage pipelined CPU based on this ISA. To ensure correct execution and performance, mechanisms such as forwarding (or bypassing) and hazard detection and resolution (including data hazards, control hazards, and structural hazards, if applicable) are incorporated into the design to facilitate the operation of the complete CPU.

Instruction Set Format Field Names, Lengths, and Descriptions
 The RISC-V instruction set architecture (ISA) uses 32-bit binary instructions. These instructions are classified into six fundamental formats: R-type, I-type, S-type, SB-type (or B-type), U-type, and UJ-type (or J-type). A detailed explanation of each format is provided as follows:

R-type

7	5	5	3	5	7
funct7	rs2	rs1	funct3	rd	opcode

rs1: 1st register operand (register source) (5 bits)

rs2: 2nd register operand (5 bits)

rd: register destination (5 bits)

opcode: specifies operation(7 bits)

funct7+funct3: combined with opcode (10 bits)

R-type instructions consist of five fields: opcode, rs1, rs2, rd, and funct (which is further divided into funct3 and funct7), forming a 32-bit instruction code. The detailed composition is shown in the table above. The opcode for R-type instructions is 0110011 (binary). The specific operation to be performed is determined by the funct fields (funct3 and funct7). The operation is then performed on the values in registers rs1 and rs2, and the result is stored in register rd.

I-type

12		5	3	5	7
lmm	[11:0]	rs1	funct3	rd	opcode
Imm[11:5]	shamt	rs1	funct3	rd	opcode

immediate: 12 bits number (12 bits)

shamt: shift amount (5 bits)

I-type instructions are composed of five main parts: opcode, rd, funct3, rs1, and imm (immediate), forming a 32-bit instruction code. While the term shamt (shift amount) is often associated with shift operations within I-type instructions, it's not a separate, dedicated field. Instead, shamt is encoded within the imm field and is only relevant for shift instructions (e.g., slli, srli, srai). Therefore, the core components of an I-type instruction are opcode, rd, funct3, rs1, and imm. The detailed composition is shown in the table below. The opcode for I-type instructions has two primary values: 0010011 (for arithmetic, logical, and shift operations) and 0000011 (for load instructions). The specific operation to be performed is determined by the funct3 field. For arithmetic/logical operations, the operation is performed on rs1 and imm, and the result is stored in rd. For load operations, the content of the memory location addressed by rs1 + imm is loaded into rd.

S-type

7	5	5	3	5	7
Imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode

S-type instructions consist of five main parts: opcode, rs1, rs2, imm (immediate), and funct3 (function code 3), forming a 32-bit instruction code. The opcode for S-type instructions is fixed at 0100011 (binary). The specific store operation to be performed is determined by the funct3 field. S-type instructions are used to store the value from register rs2 into memory at the address calculated by rs1 + imm. The notation rs1[imm] means "the memory location pointed to by the value in rs1 as the base address, plus the offset imm.

U-type

20	5	7
Imm[31:12]	rd	opcode

U-type instructions consist of three parts: opcode, rd (destination register), and imm (immediate), forming a 32-bit instruction code. The U-type opcode has two main values: 0110111 (for the lui instruction) and 0010111 (for the auipc instruction).

- **lui (Load Upper Immediate):** Loads the 20-bit value of imm into the upper 20 bits (bits 31:12) of the rd register, filling the lower 12 bits (bits 11:0) with zeros.
- auipc (Add Upper Immediate to PC): Treats the 20-bit value of imm
 as a signed value, left-shifts it by 12 bits, adds it to the current Program
 Counter (PC) value, and stores the result in the rd

3. Branch, Jump:

SB-type

7	5	5	3	5	7
Imm[12 10:5]	rs2	rs1	funct3	Imm[4:1 11]	opcode

SB-type instructions consist of five parts: opcode, rs1, rs2, imm (immediate), and funct3 (function code 3), forming a 32-bit instruction code. The opcode for SB-type instructions is fixed at 1100011 (binary). The specific conditional branch instruction to execute is determined by the funct3 field. SB-type instructions compare the values in registers rs1 and rs2. If the comparison is true, the Program Counter (PC) is updated to PC + imm; if the comparison is false, the PC is updated to PC + 4 (i.e., the next sequential instruction is executed). The order of comparison is important: rs1 is compared against rs2.

UJ-type

20	5	7		
Imm[20 10:1 1	rd	1101111		
12	5	3	5	7
Imm[11:0]	rs1	funct3	rd	1100111

UJ-type instructions consist of *three* parts: opcode, rd (destination register), and imm (immediate), forming a 32-bit instruction code. rs1 and funct3 are *not* part of the UJ-type instruction encoding. They are used only during the


execution stage of the jalr instruction. In fact, the jalr instruction uses the I-type format, not the UJ-type format.

The UJ-type opcode has one main value: 1101111 (for the jal instruction). The opcode 1100111 is used for jalr instruction, but it is I-type format.

4. Architecture

i. Graph and Explain

The initial architectural prototype comes from the non-pipeline CPU, which consists of memory, decoder, register file (RegFile), ALU (Arithmetic Logic Unit), etc. Subsequently, based on the operation duration of each stage, five stages are distinguished and run synchronously. Some extra MUXes (multiplexers) and forwarding lines are added to solve hazards.



ii. Component

SRAM: The memory storage unit . By duplicating a memory unit, it handles fetch and load-related instructions separately, reducing hazard issues. This separation allows simultaneous instruction fetching and data loading without structural hazards. It's important to note this usually refers to separate instruction and data caches, not a full duplication of main memory.

Decoder: This is where RISC-V encoded instructions are disassembled into different parts. It generates meaningful segments that are used as references by subsequent execution units. The decoder identifies the opcode, registers (rs1, rs2, rd), immediate values, and function codes (funct3, funct7), which control the ALU and other units.

Imm_ext: Some instructions, such as jumps and branches, require immediate values. These immediate values are sent here for processing. The immediate extender performs sign extension or zero extension depending on the instruction type. Sign extension is used for signed immediates to maintain their correct value when used in arithmetic operations or address calculations. Zero extension is used for unsigned immediates.

Reg_file: This is the storage location for registers, acting as a buffer to temporarily store the values decoded from instructions. The register file typically has multiple read ports and write ports, allowing multiple instructions to read and write registers simultaneously (within the limits of the number of ports) during the pipeline stages.

ALU: This is where all arithmetic and logic instructions are executed. After the operation is complete, the result is passed to the next stage, MEM (memory access). The ALU performs operations like addition, subtraction, AND, OR, XOR, shifts, and comparisons.

JB Unit: When a jump or branch instruction is encountered, the execution path goes through this unit. It directly calculates the target PC address for the jump or branch. For branches, the JB Unit evaluates the branch condition (e.g., equality, less than) based on the comparison result from the ALU. If the condition is met, the PC is updated; otherwise, the PC proceeds to the next sequential instruction.

LD Filter: To handle hazards, especially load-use data hazards, this unit specifically handles the write-back of load instructions to the RegFile. This forwarding mechanism allows subsequent instructions that depend on the loaded data to receive it directly from the MEM/WB pipeline register, avoiding stalls in many cases. This is a form of forwarding specifically designed for load instructions. It is sometimes also referred to as a "load interlock" or "load delay slot" in simpler designs without full forwarding.

2. Instructions

R-type

R-type	funct7	rs2	rs1	funct3	rd	opcode
ADD	0000000	rs2	rs1	000	rd	0110011
SUB	0100000	rs2	rs1	000	rd	0110011
SLL	0000000	rs2	rs1	001	rd	0110011
SLT	0000000	rs2	rs1	010	rd	0110011
SLTU	0000000	rs2	rs1	011	rd	0110011
XOR	0000000	rs2	rs1	100	rd	0110011
SRL	0000000	rs2	rs1	101	rd	0110011
SRA	0100000	rs2	rs1	101	rd	0110011
OR	0000000	rs2	rs1	110	rd	0110011
AND	0000000	rs2	rs1	111	rd	0110011

I-type

I-type	lmm[11:0]	rs1	funct3	rd	opcode
ADDI	lmm[11:0]	rs1	000	rd	0010011
SLTI	lmm[11:0]	rs1	010	rd	0010011
SLTIU	lmm[11:0]	rs1	011	rd	0010011
XORI	lmm[11:0]	rs1	100	rd	0010011
ORI	lmm[11:0]	rs1	110	rd	0010011
ANDI	lmm[11:0]	rs1	111	rd	0010011
SLLI	0000000	shamt	rs1	001	rd	0010011
SRLI	0000000	shamt	rs1	101	rd	0010011
SRAI	0100000	shamt	rs1	101	rd	0010011
LB	imm[′	11:0]	rs1	000	rd	0000011
LH	imm[´	imm[11:0]		001	rd	0000011
LW	imm[11:0]		rs1	010	rd	0000011
LBU	imm[11:0]		rs1	100	rd	0000011
LHU	imm[′	11:0]	rs1	101	rd	0000011

S-type

S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
SB	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
SH	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
SW	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011

SB-type

SB-	imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode
type								
BEQ	imm[12]	imm[10:5]	rs2	rs1	000	imm[4:1]	imm[11]	1100011
BNE	imm[12]	imm[10:5]	rs2	rs1	001	imm[4:1]	imm[11]	1100011
BLT	imm[12]	imm[10:5]	rs2	rs1	100	imm[4:1]	imm[11]	1100011
BGE	imm[12]	imm[10:5]	rs2	rs1	101	imm[4:1]	imm[11]	1100011
BLTU	imm[12]	imm[10:5]	rs2	rs1	110	imm[4:1]	imm[11]	1100011
BGEU	imm[12]	imm[10:5]	rs2	rs1	111	imm[4:1]	imm[11]	1100011

U-type

U-type	Imm[31:12]	rd	opcode
LUI	Imm[31:12]	rd	0110111
AUIPC	Imm[31:12]	rd	0010111

UJ-type

UJ-	Imm[20]	Imm[10:1]	Imm[11]	Imm[19:12]	rd	opcode
type						
JAL	Imm[20]	Imm[10:1]	Imm[11]	Imm[19:12]	rd	1101111
JALR	Imm[11:0]		Rs1	000	rd	1100111

3. Verification

1. Methods

To verify the correct operation of the ALU in a CPU, we first perform basic functionality tests. These include testing with single instructions and testing with combinations of different instruction types. Then, we check whether the forwarding functionality and hazard elimination mechanisms are working correctly. After these tests are completed, we proceed with meaningful overall program verification. We use design events to detect when these situations occur and check if the Program Counter (PC) stops updating, and clear any incorrectly executed instructions, allowing the previously executing instructions to complete.


After verifying the correct operation of single instructions, forwarding, and hazard elimination, we begin the remaining program verification. The programs used for verification are two types: sorting and Fibonacci sequence generation. For sorting, we use bubble sort for verification. This means the program will compare the magnitudes of numbers stored in

adjacent memory locations and sort them, progressing from the first number to the last. After this process, the sorted result is the output of the bubble sort. The second verification uses the Fibonacci sequence, where we expect to observe that each output value is the sum of the two preceding values. The entire output sequence is then the Fibonacci sequence.


2. Analysis

- i. Single Instructions
 - A. R-type

add t0,t0,t1 (t0 = 1 + 2)




sub t0,t0,t1 (t0 = 1 - 2)




sll t0,t0,t1 (t0 = 1111_1111 << 2)




slt t0,t0,t1 (t0 = 2, t1 = 3) -> t0 = 1



sltu t0,t0,t1 (t0 = 2, t1 = -1) -> t0 = 1




xor t0,t0,t1 (t0 = 1111_1111 ^ 1111_0000)




 $srl\ t0,t0,t1\ (t0 = 0xffff_fffe >> 1)$




sra t0,t0,t1 (t0 = 0xffff_fffe >>> 1)



or t0,t0,t1 (t0 = f0 | f)




and t0,t0,t1 ($t0 = 1111 \ 0111 \ \& \ 11$)




B. I-type


addi t0,t0,3 (t0 = -2 + 3)



slti t0,t0,1 (t0 = -2, imm = 1) -> t0 = 1




sltiu t0,t0,-1 (t0 = 2, imm = -1) -> t0 = 1




xori t0,t0,0x77 (t0 = 1111_1111, imm = 0x77) -> t0 = 1000_1000



ori t0,t0,0xf0 (t0 = 111, imm = 0xf0) -> t0 = 1111 0111




andi t0,t0,0x7 ($t0 = 1111_1111$, imm = 0x7) -> t0 = 111




slli t0,t0,1 (t0 = 1111, imm = 1) -> t0 = 1_1110



srli t0,t0,1 ($t0 = 0xffff_fffe, imm = 1$) -> $t0 = 7fff_ffff$




srai t0,t0,1 ($t0 = 0xffff_fffe, imm = 1$) -> $t0 = ffff_ffff$



jalr t1,t0,0 (store current PC in t1, PC set to t0)




lw t0,0(x0) (load mem[0] into t0)



C. S-type

sw t0,0(x0) (store 0xf7 into mem[0])



D. B-type (forwarding -> branch write-back)

beq t0,t1,0x814 (PC goto 0x814 if t0 == t1)




bne t0,t1,0x8xb0 (PC goto 0xb0 if t0 != t1)



blt t0,t1,0x4c (PC goto 0x94c if t0 < t1)



bge t0,t1,0xa10 (PC goto 0xa10 if t0 >= t1



bltu t0,t1,0xacc




bgeu t0,t1,0xb80




E. U-type

lui t0.0x2 (t0 = 0x2000)



auipc t0.0 (t0 = PC)



F. J-type

jal t1,0xcec (store current PC in t1, PC goto 0xcec)



ii. Correctness

A. Sort

```
a0, x0, 3
addi
       a0, 0(x0)
SW
       a0, x0, 6
addi
       a0, 4(x0)
SW
       a0, x0, 1
addi
       a0, 8(x0)
SW
       a0, x0, 2
addi
       a0, 12(x0)
SW
```


Initialize memory


```
swap:
sw t1, 4(t3)
sw t2, 0(t3)
addi t0, t0, 1
j loop
```

Swap function

```
loop2:
beq t4, a0, loop2_done
addi t0, x0, 0
loop:
beq t0, a0, loop_done
add t3, t0, t0
add t3, t3, t3
lw t1, 0(t3)
lw t2, 4(t3)
bge t1, t2, swap
addi t0, t0, 1
j loop
loop_done:
addi t4, t4, 1
j loop2
loop2_done:
addi a0, x0, 40
addi a1, x0, -1
sw a1, 0(a0)
hcf
```

For loop to detect the correctness of swap function





Mem[0]=1, Mem[4]=2, Mem[8]=3, Mem[12]=6

B. Fibonacci

```
addi
       sp, x0, 256
addi
       a0, x0, 9
# 開始進行 fibonacci 運算
       sp, sp, -4
       ra, 0(sp)
SW
       fibonacci
jal
       ra, 0(sp)
1w
addi
       sp, sp, 4
#pass ans to a0
addi
       a0, a1, 0
j halt
```

Call Fibonacci function

```
fibonacci:
           sp, sp, -12
   addi
           a0, 0(sp)
   SW
           a2, 4(sp)
   SW
           a3, 8(sp)
   SW
   #t0=1
   addi
           t0, x0, 1
           a0, t0, ret_one
   beq
   #t0=0
           t0, x0, 0
   addi
   beq
           a0, t0, ret_zero
```

If t0=1, ret 1; If t0=0, ret 0

```
ret one:
ret_zero:
                                     a1, x0, 1
                             addi
    addi
           a1, x0, 0
                             lw
                                     a3, 8(sp)
           a3, 8(sp)
    1w
                                     a2, 4(sp)
                             1w
    1w
           a2, 4(sp)
                             lw
                                     a0, 0(sp)
           a0, 0(sp)
    1w
                             addi
                                     sp, sp, 12
           sp, sp, 12
    addi
                             jr
                                     ra
    jr
           ra
```


Return 1/0 function

```
#進行fibonacci(n-1)
                      #進行fibonacci(n-2)
                             a0, a0, -1
      a0, a0, -1
addi
                      addi
       sp, sp, -4
addi
                      addi
                             sp, sp, -4
       ra, 0(sp)
                             ra, 0(sp)
SW
                      SW
jal
       fibonacci
                      jal
                             fibonacci
       ra, 0(sp)
                             ra, 0(sp)
lw
                      lw
      sp, sp, 4
                             sp, sp, 4
addi
                      addi
#a2儲存a1值
                      #a3儲存a1值
addi
      a2, a1, 0
                      addi
                             a3, a1, 0
```

```
#get ans
add a1, a2, a3

lw a3, 8(sp)
lw a2, 4(sp)
lw a0, 0(sp)
addi sp, sp, 12
jr ra
```


Final Answer



fibonacci(9)=34

4. SuperLint,ICC


1. SuperLint




2. ICC

i. Block coverage: 100%


ii. Expression coverage: 100%



iii. Toggle coverage: 70% up




iv. Overall coverage: 72% up



5. Simulation by Synopsys

Speed, Setup time/Hold time slack >0)




Synthesis result of time slack

Timing

Path type: max => slack = 24.9ns

Path type: min => slack = 0.42ns

2. Area




Synthesis result of area

Area

Total cell area = 193107.5 um^2

Total area = 1209325.95 um^2

3. Power



Synthesis result of power

Power

Total dynamic power = 1.9058mW

Cell leakage power = 5.6774uW

6. Layout


original synthesized circuit and IO pads

```
chip.v 🗵 🚾 chip.ioc 🖸 🗺 chip.sdc 🖸
       # Created by write sdc on Thu Jan 5 16:17:00 2023
      set sdc_version 1.5
      set_operating_conditions -max slow -max_library slow\
                                   -min fast -min library fast
     set_wire_load_model -name tsmc18_wl10 -library slow
      set_max_area 3000
      set_driving_cell -lib_cell DFFX2 -library slow -dont_scale -no_design rule
      [get_ports PI_rst]
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[15]}] set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[14]}]
 14
 16
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[13]}]
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[12]}]
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[11]}]
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[10]}]
 20 set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[9]}]
     set load -pin load 0.002323 [get ports {PO current pc 15 0[8]}]
set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[7]}]
     set load -pin load 0.002323 [get_ports {PO_current_pc_15_0[6]}] set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[5]}]
 24
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[4]}]
set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[3]}]
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[2]}]
     set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[1]}]
 29
      set_load -pin_load 0.002323 [get_ports {PO_current_pc_15_0[0]}]
      set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[15]}]
      set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[14]}]
      set load -pin load 0.002323 [get ports {PO reg m out alu out 15 0[13]}]
      set load -pin load 0.002323 [get ports {PO reg m out alu out 15 0[12]}]
      set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[11]}]
set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[10]}]
      set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[9]}]
set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[8]}]
      set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[7]}]
set_load -pin_load 0.002323 [get_ports {PO_reg_m_out_alu_out_15_0[6]}]
      set load -pin load 0.002323 [get ports {PO reg m out alu out 15 0[5]}]
 40
Normal text file
```


SDC Constraints

```
chip.v 🗵 📔 chip.ioc 🗵 📙 chip.sdc 🗵
    Version: 1
 2
   Pad: CORNERO
                              NW PCORNER
 3 Pad: PAD IOVDD1
                              N PVDD2DGZ
 4 Pad: PAD COREVDD1
                              N
                                PVDD1DGZ
 5
    Pad: PAD clk
                              N
    Pad: PAD rst
                              N
 7 Pad: PAD im inst
                              N
8 Pad: PAD COREVSS1
                              N PVSS1DGZ
9 Pad: PAD IOVSS1
                              N PVSS2DGZ
10
11 Pad: CORNER1
                              NE PCORNER
12 Pad: PAD IOVDD2
                              E PVDD2DGZ
13 Pad: PAD COREVDD2
                              E PVDD1DGZ
14 pad: PAD_current_pc_15_0
                              E
15 Pad: PAD COREVSS2
                              E PVSS1DGZ
16 Pad: PAD IOVSS2
                              E PVSS2DGZ
17
18 Pad: CORNER2
                              SE PCORNER
19 Pad: PAD IOVDD3
                              S PVDD2DGZ
20 Pad: PAD COREVDD3
                              S PVDD1DGZ
21 Pad: PAD F im w en
                              S
22 Pad: PAD M dm w en
                              S
23 Pad: PAD reg w in ld data
                              S
24 Pad: PAD COREVSS3
                              S PVSS1DGZ
25 Pad: PAD IOVSS3
                              S PVSS2DGZ
26
27
   Pad: CORNER3
                              SW PCORNER
28 Pad: PAD IOVDD4
                              W PVDD2DGZ
29 Pad: PAD COREVDD4
                              W PVDD1DGZ
30 Pad: PAD reg m out alu out 15 0
                                            W
31 Pad: PAD reg m out rs2 data
32 Pad: PAD_COREVSS4
                             W PVSS1DGZ
33 Pad: PAD IOVSS4
                              W PVSS2DGZ
34
```


IO Constraints




Layout files




layout




Design Rule Check (DRC) (1/3)




Design Rule Check (DRC) (2/3)



Design Rule Check (DRC) (3/3)



Layout Versus Schematic (LVS)




Layout area

Total area of chip: 886237 um²

Total wire length: 751406 um

7. Pipeline

```
Computational Instruction: 10 + 1 + 5 + 1 + 5 + 1 + 1(Setup time) = 24
Load: 10 + 1 + 5 + 1 + 5 + 10 + 3 + 1 + 1(Setup time) = 37
Store: 10 + 1 + 5 + 1 + 5 + 1(Setup time) = 23
Jump: 10 + 1 + 5 + 1 + 5 + 1 + 1(Setup time) = 24
Branch: 10 + 1 + 5 + 1 + 5 + 1 + 1(Setup time) = 24
=> Critical Path: 37 (Load) => clock period need to ≥ 37 => max frequency = 1/27
```




1. hazard


Control Hazard

• Problem: There is an indeterminate instruction flow in the pipeline

- Problem in Pipeline CPU: The subsequent instructions have entered the pipeline before the jump or branch is determined
- Solution: We implement a flush signal in the Controller to flush the wrong instructions in pipeline register(jb signal high for flushing)




• Example:



Data Hazard

- •Problem: Unable to get the latest data for calculations
- •Problem in Pipeline CPU: If the result data of an instruction needs to be writeback, subsequent instructions cannot get it until it completes
- •Solution: We forwards the writeback data from MEM stage & WB stage to ID stage & EX stage



•Example:

0 : li t0, 1 4 : li t1, 1 8 : add t2, t0, t1 c : li t2, 3 10 : add t3, t2, t1 14 : lw t4, 0(t3) 18 : addi t5, t4, 1 1c : ret

cycle	IF	ID	EX	MEM	WB
0	li t0, 1				
1	li t1, 1	li t0, 1			
2	add t2, t0, t1	li t1, 1	li t0, 1		
3	li t2, 3	add t2, t0, t1	li t1, 1	li t0, 1	
4	add t3, t2, t1	li t2, 3	add t2, t0, t1	li t1 , 1	li t0, 1
5	lw t4, 0(t3)	add t3, t2, t1	li t2, 3	add t2, t0, t1	li t1 , 1
6	addi t5, t4, 1	lw t4, 0(t3)	add t3, t2, t1	li t2, 3	add t2, t0, t1
7	ret	addi t5, t4, 1	lw t4, 0(t3)	add t3, t2, t1	li t2, 3
8	ret	addi t5, t4, 1	nop	lw t4, 0(t3)	add t3, t2, t1
9	-	ret	addi t5, t4, 1	nop	lw t4, 0(t3)

Structure Hazard

- •Problem: Hardware resources are not enough
- •Problem in Pipeline CPU: Accessing memory at the same time by fetching instructions and loading data
- •Solution: We duplicate SRAM as im & dm to solve memory access problem of simultaneous instruction fetch and load data

