

**National Cheng Kung University**

**Department of Electrical Engineering**


***Introduction to VLSI CAD (Spring 2022)***

**Lab Session 7**


**SOM Processing System**

**Yu-Chi Chu**

You are about to integrate all components (VEP, MIN\_1, MIN\_2, USS, Controller...) to form a SOM processing system. The block diagram of system is as shown in **Fig2** and **Fig3**. (Clock pin and reset pin is ignored in the graph, but you should implement it)



▲Fig2. The block diagram of system (external)



▲Fig3. The block diagram of system (internal)

➤ **Port list of each module:**

➤ **Controller**

Signal	I/O	bit	Description
<u>clk</u>	Input	1	Clock
<u>rst</u>	Input	1	Reset signal, active high
<u>D_update</u>	Output	1	Distance update enable, active high
<u>W_update</u>	Output	1	Weight update enable, active high
RAM_IF_A	Output	18	Input feature RAM address
RAM_IF_OE	Output	1	Input feature RAM output enable
RAM_W_A	Output	18	Weight RAM address
RAM_W_WE	Output	1	Weight RAM write enable
RAM_RESULT_A	Output	18	Result RAM address
RAM_RESULT_WE	Output	1	Result RAM write enable
done	Output	1	Pull to 1 if the system is done

➤ **VEP**

Signal	I/O	Bit	Description
<u>clk</u>	Input	1	Clock
<u>rst</u>	Input	1	Reset signal, active high
<u>W_update</u>	Input	1	Weight update enable, active high
<u>D_update</u>	Input	1	Distance update enable, active high
<u>neighbor_sel</u>	Input	16(2x8)	Neighborhood function of 8 VEP weights (00=>1, 01=>0.25, 10=>0.125, 11=>0)
pixel	Input	24	Input pixel from <u>RAM_if</u>
d0~d7	Output	11	Manhattan distance between 8 weights
w0~w7	Output	24	8 weights

➤ **MIN\_1**

Signal	I/O	bit	Description
<u>clk</u>	Input	1	Clock
<u>rst</u>	Input	1	Reset signal, active high
<u>d0~d7</u>	Input	11	Manhattan distance between 8 weights
<u>w0~w7</u>	Input	24	8 weights
<u>d_min</u>	Output	11	Minimum distance between d0~d7
<u>d_min_index</u>	Output	3	Index of minimum distance
<u>W_min</u>	output	24	Weight of minimum distance

➤ **MIN\_2**

signal	I/O	bit	Description
<u>clk</u>	Input	1	clock
<u>rst</u>	Input	1	Reset signal, active high
<u>d0~d7</u>	Input	11	Minimum distance from MIN_1
<u>w0~w7</u>	Input	24	Weight of minimum distance from MIN_1
<u>index0~index7</u>	Input	3	Index of minimum distance from MIN_1
<u>X_c</u>	Output	3	The X coordinate of center weight
<u>Y_c</u>	Output	3	The Y coordinate of center weight
<u>weight_c</u>	output	24	Center weight

➤ **USS**

signal	I/O	bit	Description
<u>clk</u>	input	1	Clock
<u>rst</u>	Input	1	Reset signal, active high
<u>X_in</u>	Input	3	USS module index
<u>X_c</u>	Input	3	The X coordinate of center weight
<u>Y_c</u>	Input	3	The Y coordinate of center weight
<u>neighbor_sel</u>	Output	16(2x8)	Neighborhood function of 8 VEP weights (00=>1, 01=>0.25, 10=>0.125, 11=>0)

➤ Top

Signal	I/O	bit	Description
<u>clk</u>	Input	1	Clock
<u>rst</u>	Input	1	Reset signal, active high
RAM_IF_Q RAM_W_Q RAM_RESULT_Q	Input	24	Data output from RAM
RAM_IF_OE RAM_W_OE RAM_RESULT_OE	Output	1	RAM output enable signal
RAM_IF_WE RAM_W_WE RAM_RESULT_WE	Output	1	RAM write enable signal
RAM_IF_A RAM_W_A RAM_RESULT_A	Output	18	RAM address
RAM_IF_D RAM_W_D RAM_RESULT_D	output	24	Data written into RAM
done	Output	1	Pull to 1 if the system is done

➤ Understanding the function:


Once system is initialized, it

- a) Read input pixel from RAM\_if
- b) Calculate Manhattan distance and find the minimum distance
- c) Update the weight memory
- d) Repeats the process step(a)~(c) until the last pixel of RAM\_if is read
- e) writes the trained codebook to the RAM\_w
- f) read input pixel from RAM\_if and inference the picture
- g) writes the lossy compression picture to the RAM\_result
- h) repeats the process step (f)~(g) until the last pixel of RAM\_result is written;
- i) flags "done" when system is completed



## ■ MIN\_1

MIN-1



if temp6 = d7 (∵ 相等要取最後的)

{ d\_min = d7  
d\_min\_index = 7  
w\_min = w7

else if temp6 = d6

{ d\_min = d6  
d\_min\_index = 6  
w\_min = w6


⋮

以此類推



## ■ MIN\_2

MIN-2



if temp 6 = d7 (∵ 相等要取最後的)

{ X.C = 7  
Y.C = index - 7  
weight.C = w7

if temp 6 = d6


{ X.C = 6  
Y.C = index - 6  
weight.C = w6

:

以此類推


## ■ USS

USS



## ■ Controller

- ◆ Draw your state diagram in controller and explain it



- 1) Complete the Controller, VEP, MIN\_1, MIN\_2, USS, and TOP module, in the system.


2) Compile the verilog code to verify the operations of this module works properly.

3) Synthesize your *TOP.v* with following constraint:

- Clock period: no more than **20 ns**.
- Don't touch network: clk.
- Wire load model: saed14rvt\_ss0p72v125c.
- Synthesized verilog file: *top\_syn.v*.
- Timing constraint file: *top\_syn.sdf*.


4) Please **attach your waveforms** and **specify your operations** on the waveforms.

MIN\_1




Temp0 is used to store the smaller of d0 and d1, Temp1 is used to store the smaller of d2 and d3, Temp2 is used to store the smaller of d4 and d5, and Temp3 is used to store the smaller of d6 and d7. Therefore, it can be seen that Temp0 is 1c when the first data comes in, Temp1 is 1e, Temp2 is 28, and Temp3 is 28. Temp4 stores the smaller of Temp0 and Temp1, which is 1c at this time. Temp5 stores the smaller of Temp2 and Temp3, which is 28 at this time. Finally, Temp6 is used to store the smaller of Temp4 and Temp5. Temp6 is 1c at this time. Finally, check whose distance is equal to Temp6. For details, please refer to the hierarchy diagram.

## MIN\_2




Same as min1, the only difference is that the outputs are  $X_c$ ,  $Y_c$ , and  $weight_c$ . If the smallest value is  $d6$ , then  $X_c$  at this time is 6,  $X_y$  is index6, and  $weight_c$  is  $w6$ .

## USS




$y_{t0}$  and  $y_{t1}$  store the positive and negative 1 of  $X_c$  respectively, and  $y_{t2}$  and  $y_{t3}$  store the positive and negative 2 of  $X_c$  respectively. Then check which  $X_{in}$  is equal to and determine which case I should enter. It can be seen that the first data  $X_c$  is 6, so  $y_{t0}$  is 7,  $y_{t1}$  is 5,  $y_{t2}$  is 8, and  $y_{t3}$  is 4. Then, according to my  $Y_c$ , write  $neighbor\_sel$ .

## VEP



It mainly uses `t_w` and `t_d` to store the updated weight and distance at this time. Then, when `W_update` and `D_update` are respectively equal to 1, the updated values are output to `w` and `d`. For details, please refer to the hierarchy diagram above.

## Controller



Use a counter to calculate the `clk` I have passed and calculate the memory location. The detailed FSM is drawn above.

## 5) Show simulation result


```
RAM_RESULT[4017] = 7d5005, pass
RAM_RESULT[4018] = 724903, pass
RAM_RESULT[4019] = 744805, pass
RAM_RESULT[4020] = 764c05, pass
RAM_RESULT[4021] = 764c05, pass
RAM_RESULT[4022] = 785040, pass
RAM_RESULT[4023] = 785040, pass
RAM_RESULT[4024] = 7c5445, pass
RAM_RESULT[4025] = 7c5445, pass
RAM_RESULT[4026] = 84594c, pass
RAM_RESULT[4027] = 84594c, pass
RAM_RESULT[4028] = 7c5445, pass
RAM_RESULT[4029] = 785946, pass
RAM_RESULT[4030] = 744805, pass
RAM_RESULT[4031] = 684422, pass
RAM_RESULT[4032] = 673d2c, pass
RAM_RESULT[4033] = 613d2c, pass
RAM_RESULT[4034] = 585320, pass
RAM_RESULT[4035] = 613d2c, pass
RAM_RESULT[4036] = 68422b, pass
RAM_RESULT[4037] = 68422b, pass
RAM_RESULT[4038] = 6e402b, pass
RAM_RESULT[4039] = 6e402b, pass
RAM_RESULT[4040] = 6e402b, pass
RAM_RESULT[4041] = 6e402b, pass
RAM_RESULT[4042] = 724905, pass
RAM_RESULT[4043] = 8c5046, pass
RAM_RESULT[4044] = 906115, pass
RAM_RESULT[4045] = 906115, pass
RAM_RESULT[4046] = 82071b, pass
RAM_RESULT[4047] = 82071b, pass
RAM_RESULT[4048] = 906115, pass
RAM_RESULT[4049] = 8c504a, pass
RAM_RESULT[4050] = 8c504a, pass
RAM_RESULT[4051] = 9768f5, pass
RAM_RESULT[4052] = 9768f5, pass
RAM_RESULT[4053] = 8c504a, pass
RAM_RESULT[4054] = 875fc4, pass
RAM_RESULT[4055] = 886918, pass

*****
** Congratulations !! **
** Simulation PASS!! **
*****

Simulation complete via $finish(1) at time 246435 NS + 2
./top.tb v:244 $finish%
TOOL: xverilog 20.09-6007: Exiting on May 01, 2022 at 17:46:52 CST (total: 00:00:04)
visicad@:/home/user2/visi22/visi22114/Lab7/Lab7.1 %
```

Coverage = 0.99

## 6) Show SuperLint coverage (TOP.v)



Coverage = 0.99

## 7) Your clock period, total cell area, post simulation time (TOP.v)

Clock period:20ns

Total cell area:25628.922838


Post simulation time:246435

---

Lab 7\_2


---

- Draw your state diagram and explain your design. You can draw internal architecture to describe your design



- 8) Complete the Controller, VEP, MIN\_1, MIN\_2, USS, and TOP module, in the system.
- 9) Compile the verilog code to verify the operations of this module works properly.
- 10) Synthesize your TOP.v with following constraint:
  - Clock period: no more than 20 ns.
  - Don't touch network: clk.
  - Wire load model: saed14rvt\_ss0p72v125c.
  - Synthesized verilog file: top\_syn.v.
  - Timing constraint file: top\_syn.sdf.

MIN\_1





[illegible]

```

// 编译选项: 模型名: 模型ID: 结果地址: 打印: 打印:
RAMP_RESULT_204411 = d040.ac, pass
RAMP_RESULT_204421 = d040.ac, pass
RAMP_RESULT_204431 = d040.ac, pass
RAMP_RESULT_204441 = d040.ac, pass
RAMP_RESULT_204451 = d040.ac, pass
RAMP_RESULT_204461 = c040.ac, pass
RAMP_RESULT_204471 = c040.ac, pass
RAMP_RESULT_204481 = d040.ac, pass
RAMP_RESULT_204491 = d040.ac, pass
RAMP_RESULT_204501 = d040.ac, pass
RAMP_RESULT_204511 = d040.ac, pass
RAMP_RESULT_204521 = d040.ac, pass
RAMP_RESULT_204531 = d040.ac, pass
RAMP_RESULT_204541 = d040.ac, pass
RAMP_RESULT_204551 = d040.ac, pass
RAMP_RESULT_204561 = d040.ac, pass
RAMP_RESULT_204571 = c040.ac, pass
RAMP_RESULT_204581 = c040.ac, pass
RAMP_RESULT_204591 = c040.ac, pass
RAMP_RESULT_204601 = b040.ac, pass
RAMP_RESULT_204611 = b040.ac, pass
RAMP_RESULT_204621 = b040.ac, pass
RAMP_RESULT_204631 = b040.ac, pass
RAMP_RESULT_204641 = b040.ac, pass
RAMP_RESULT_204651 = b040.ac, pass
RAMP_RESULT_204661 = b040.ac, pass
RAMP_RESULT_204671 = b040.ac, pass
RAMP_RESULT_204681 = b040.ac, pass
RAMP_RESULT_204691 = b040.ac, pass
RAMP_RESULT_204701 = b040.ac, pass
RAMP_RESULT_204711 = b040.ac, pass
RAMP_RESULT_204721 = b040.ac, pass
RAMP_RESULT_204731 = b040.ac, pass
RAMP_RESULT_204741 = b040.ac, pass
RAMP_RESULT_204751 = b040.ac, pass
RAMP_RESULT_204761 = b040.ac, pass
RAMP_RESULT_204771 = b040.ac, pass
RAMP_RESULT_204781 = b040.ac, pass
RAMP_RESULT_204791 = b040.ac, pass

*****
**                               **
**                               **
** Comutations !               **
**                               **
** Simulation PASS!           **
**                               **
*****

simulation complete via $finish(1) at time 1000000 MS = 2
./log.tl 0 300
$finish
exit

TCL: executing 30 0s 4007: Exiting on May 01, 2022 at 17:46:15 EST (total: 60:00:03)
vlasic@homeuser2:~/vs122114/Lab7:Lab7_2 %
```

14) Your **clock period**, **total cell area**, **post simulation time** (TOP.v)

Clock period:20ns

Total cell area:25641.621238

Post simulation time:1802812

Please compress all the following files into one compressed file (".tar " format) and submit through Moodle website:

※ NOTE:

1. If there are other files used in your design, please attach the files too and make sure they're properly included.
2. Simulation command

Problem	Command
Lab7_1(pre-sim)	<u>ncverilog top_tb.v +define+X (WEIGHT, RESULT, FULL)</u>
Lab7_1 (pre-sim with waveform)	<u>ncverilog top_tb.v +access+r +define+FSDB+X</u>
Lab7_1(post-sim)	<u>ncverilog top_tb.v +define+syn+X</u>
Lab7_1 (post-sim with waveform)	<u>ncverilog top_tb.v +access+r +define+FSDB+syn+X</u>
Lab7_2(pre-sim)	<u>ncverilog top_tb.v +define+X (WEIGHT, RESULT0, RESULT1, RESULT2, RESULT3, RESULT4, FULL)</u>
Lab7_2 (pre-sim with waveform)	<u>ncverilog top_tb.v +access+r +define+FSDB+X</u>
Lab7_2(post-sim)	<u>ncverilog top_tb.v +define+FSDB+syn+X</u>
Lab7_2 (post-sim with waveform)	<u>ncverilog top_tb.v +access+r +define+FSDB+syn+X</u>