

**National Cheng Kung University**  
**Department of Electrical Engineering**

***Introduction to VLSI CAD (Spring  
2022)***

**Lab Session 6**

**Design of Compressing system and  
Decompressing system**


**Yu-Chi Chu**

---


*Lab 6\_1: compress the image with a codebook*

---

You are about to integrate all components (MAN, MIN\_D, controller...) to form a compressing system (*system*). The system will be the framework for your final design lab. The block diagram of system is as shown in **Fig2** and **Fig3**. (Clock pin and reset pin is ignored in the graph, but you should implement it)




▲ Fig2. The block diagram of system (external)



▲ Fig3. The block diagram of system (internal)


- **Port list of each module:**
- controller

signal	I/O	#bit	Description
<b>clk</b>	input	1	clock
<b>rst</b>	input	1	reset, active high, asynchronous
<b>RAM1_Q</b>	input	24	data output from RAM1
<b>done</b>	output	1	When all data tags are written into RAM2, done is pull to 1, or done is push to 0 at positive edge clk
<b>RAM1_OE</b>	output	1	RAM1 read enable signal
<b>RAM1_A</b>	output	20	RAM1 address signal
<b>RAM2_WE</b>	output	1	RAM2 write enable
<b>RAM2_A</b>	output	20	RAM2 address signal
<b>RAM1_Q_latch</b>	output	24	Store data output from RAM1 for MAN
<b>wen0~wen7</b>	output	1	Write enable signal for MAN
<b>MAN_A_WEIGHT</b>	output	3	Write address for MAN



➤ **MAN**

signal	I/O	#bit	Description
<b>clk</b>	input	1	clock
<b>rst</b>	input	1	reset, active high, asynchronous
<b>data_in</b>	input	24	data from RAM1
<b>wen</b>	input	1	Write enable signal , at positive edge clk , if wen is 1 , write data_in into register file according to MAN_A_W
<b>MAN_A_W</b>	input	3	Write address for MAN
<b>d0_out~d7_out</b>	output	11	Manhattan distances between a pixel and 8 weights in a codebook
<b>weight</b>	reg	8x24	Store 8 weights in a codebook



➤ **MIN\_D**

signal	I/O	#bit	Description
<b>clk</b>	input	1	clock
<b>rst</b>	input	1	reset, active high, asynchronous
<b>d0~d7</b>	input	11	8 Manhattan distances computed from MAN
<b>d_min</b>	output	11	The shortest distance among those 8 Manhattan distances
<b>d_min_pos</b>	output	3	Range from 0~7, for example, if id is 0, then it represent d0 is the smallest

distance; If id is 1, then it represent d1 is the smallest distance, and so on.

➤ top

signal	I/O	#bit	Description
<b>clk</b>	input	1	clock
<b>rst</b>	input	1	reset, active high, asynchronous
<b>RAM1_Q</b>	input	24	data output from RAM1
<b>RAM1_D</b>	output	24	Data written into RAM1
<b>RAM1_A</b>	output	20	RAM1 address signal
<b>RAM1_WE</b>	output	1	RAM1 write enable
<b>RAM1_OE</b>	output	1	RAM1 read enable signal
<b>done</b>	output	1	When all data tags are written into RAM2, done is pull to 1, or done is push to 0 at positive edge clk
<b>RAM2_D</b>	output	24	Data written into RAM2
<b>RAM2_A</b>	output	20	RAM2 address signal
<b>RAM2_WE</b>	output	1	RAM2 write enable
<b>RAM2_OE</b>	output	1	RAM2 read enable signal

➤ Understanding the function:

Once system is initialized, it

- a) read codebook from the RAM1 to 8 MAN instances
- b) read a pixel from the RAM1 at a time, and compute the Manhattan distances among that pixel and 64 weights in a codebook, after that, choose the id which represent the data tag for the weight having the shortest distance among other weight
- c) writes the data tag back to the RAM2;
- d) repeats the process step (b)-(c) until the last pixel of RAM1 is updated;
- e) flags “done” when step (d) is completed


➤ Know the basic design rules

- All operations initiated on the positive edge trigger of the clock
- Control signals:
  - **RAM\_WE**: To store the data to RAM
  - **RAM\_OE**: To read data from RAM

- **done:** Stop the process

➤ Describe your design in detail. You can draw internal architecture or block diagram to describe your design.


#### ■ MAN



#### ■ MIN\_D



MJN-D




接著比對  $d_0 \sim d_7$  誰和  $d\text{-min}$  一樣, 就是  $d\text{-min-pos}$

■ Controller

- ◆ Draw your state diagram in controller and explain it

## Controller



WR\_Weight,  $wend \sim wend$  輪流開, 因以下圖

$$counter / 8 = 0 \rightarrow wend = 1; MAN\_A\_WEIGHT = counter \% 8$$

$$counter / 8 = 1 \rightarrow wend = 1; \dots \text{以此類推}$$

WR\_ANS


$RAM2\_A = counter - 67$ , 將資料從  $RAM1$  讀出, 然後經過運算存入  $RAM2$ 。當 4096 筆資料算完時便進入到  $S3$  也就是 Done。

- 1) Complete the controller ,MAN, MIN\_D, and top module, in the system.
- 2) Compile the verilog code to verify the operations of this module works properly.
- 3) Synthesize your *top.v* with following constraint:
  - Clock period: no more than **20 ns**.

- Don't touch network: clk.
- Wire load model: saed14rvt\_ss0p72v125c.
- Synthesized verilog file: *top\_syn.v*.
- Timing constraint file: *top\_syn.sdf*.

4) Please **attach your waveforms** and **specify your operations** on the waveforms.

(Before Synthesis)




**Reset (rst = 1):** Initially, all registers are reset.

**Reading from RAM1 (RAM1\_OE = 1):** The RAM1 output enable (RAM1\_OE) is activated, allowing data (Codebook values) to be read from RAM1.


**Writing to MAN (wen0, wen1... sequentially activated):** The write enable signals for MAN (wen0, wen1, etc.) are activated sequentially over 8 clock cycles. This means 64 codebook values (8 sets of 8 values) are read from RAM1 and stored in MAN.

**MAN Address Tracking (MAN\_A\_WEIGHT):** The MAN\_A\_WEIGHT signal tracks which set of 8 weights is currently being written into MAN. It cycles through 8 values, corresponding to the 8 MAN units.

**Writing to RAM2 (RAM2\_WE pulled high):** After the 8 MAN units are filled, the RAM2 write enable (RAM2\_WE) is activated. This indicates that subsequent data read from RAM1 and processed by MAN and MIN will be written into RAM2.





**Weight Read (wen = 1):** While the write enable signal (wen) is high, weights weight0 through weight7 are sequentially read and stored in MAN.



Input data (d0 to d7) are processed along with the weights stored in MAN. The results of the computations are stored in d0\_out through d7\_out. The values d0\_out through d7\_out are fed into a circuit that calculates the minimum value and its position. The final result (the minimum value) is output to d\_min, and its position (index) is output to d\_min\_pos.

(After synthesis)






---

## Lab 6\_2: decompress the image

---


We can use code book and data tags to decompress the image



### ▲ Block diagram for architecture(external)


- Control signal
  - **done**: Stop the process if you decompress all pixels in a figure
- Draw your state diagram and explain your design. You can draw internal architecture to describe your design





$S_0$  = Initial Stage

$S_1$  = 將 RAM2 的值讀出來 = RAM2-Q, 因 RAM2 存的是 CodeBook 的 data tag, 因此此時 RAM1-A = RAM2-Q  
 讀出來的值為 RAM1-Q 也就是解壓後的 Data, 需存入 RAM3, 因此 RAM3-D = RAM1-Q, 完成一次操作。  
 當 RAM2 內的 4096 筆 Data 都解壓完畢後進入  $S_2$ , 便將 Done 拉高。




Complete the top module, in the system.

7) Compile the verilog code to verify the operations of this module works properly.

8) Synthesize your *top.v* with following constraint:

- Clock period: no more than **10 ns**.
- Don't touch network: clk.
- Wire load model: saed14rvt\_ss0p72v125c.
- Synthesized verilog file: *top\_syn.v*.
- Timing constraint file: *top\_syn.sdf*.

(Before synthesis)



**Enabling RAMs (RAM2\_OE, RAM1\_OE, RAM3\_WE high):** The output enables for RAM2 and RAM1 (RAM2\_OE, RAM1\_OE) and the write enable for RAM3 (RAM3\_WE) are activated.

**Writing to RAM3:** The value read from RAM1 (RAM1\_Q) is written into RAM3 (RAM3\_D = 68\_2244).


**Completion (done high):** This process repeats until all values in RAM2 have been processed. Once complete, the done signal is activated.

(After synthesis)



10) Show SuperLint coverage (top.v)





Coverage =  $106/107 = 0.99$

11) Your **clock period**, **total cell area**, **post simulation time** (top.v)

clock period: 10ns

total cell area: 98.2128

post simulation time: 41005

➤ Lessons learned from this lab

Please compress all the following files into one compressed file (".tar " format) and submit through Moodle website:

※ NOTE:

1. If there are other files used in your design, please attach the files too and make sure they're properly included.
2. Simulation command

Problem	Command
Lab6_1(pre)	ncverilog top_tb2.v +access+r +define+FSDB
Lab6_1(post)	ncverilog top_tb2.v +access+r +define+FSDB+syn
Lab6_2(pre)	ncverilog top_tb3.v +access+r +define+FSDB
Lab6_2(post)	ncverilog top_tb3.v +access+r +define+FSDB+syn