VLSI Circuit Design Lab 2

Yu-Chi Chu

Problem 1 – Device and logic effort 1A




Fig 1_1 I_{DS} vs. V_{DS} for different V_{GS}




Fig 1_2 I_{DS} vs V_{GS} for different V_{DS}




Fig 1_3 I_{DS} vs V_{DS} for different V_{GS}




Fig 1_4 IDS vs V_{GS} for different V_{DS}

1C




Fig 1_5 3D curve

Vth=845mV is not equal toVDD/2(0.9V)




Fig 1_6 Vth=0.845V

Use sweep to find Vth b	v altering W. Whe	n W=5.98um	Vth=0.9001V
-------------------------	-------------------	------------	-------------

	493 494 495 496 497 498 499 500 501 502 503	5.890e-06 5.900e-06 5.910e-06 5.920e-06 5.930e-06 5.940e-06 5.950e-06 5.960e-06 5.970e-06 5.980e-06	8.979e-01 8.982e-01 8.984e-01 8.987e-01 8.989e-01 8.991e-01 8.994e-01 8.996e-01 9.001e-01 9.003e-01	2.500e+01 2.500e+01 2.500e+01 2.500e+01 2.500e+01 2.500e+01 2.500e+01 2.500e+01 2.500e+01 2.500e+01	1 1 1 1 1 1 1 1 1
i	505	6.010e-06	9.008e-01	2.500e+01	î
	506	6.020e-06	9.010e-01	2.500e+01	1
	507	6.030e-06	9.012e-01	2.500e+01	ī
	508	6.040e-06	9.015e-01	2.500e+01	ī
	509	6.050e-06	9.017e-01	2.500e+01	1
	510	6.060e-06	9.019e-01	2.500e+01	ī
	511	6.070e-06	9.021e-01	2.500e+01	1
	512	6.080e-06	9.024e-01	2.500e+01	1
	513	6.090e-06	9.026e-01	2.500e+01	1
	514	6.100e-06	9.028e-01	2.500e+01	1
	515	6.110e-06	9.030e-01	2.500e+01	1
	516	6.120e-06	9.033e-01	2.500e+01	1
	517	6.130e-06	9.035e-01	2.500e+01	1
	518	6.140e-06	9.037e-01	2.500e+01	1
	519	6.150e-06	9.039e-01	2.500e+01	1
	520	6.160e-06	9.041e-01	2.500e+01	1
	521	6.170e-06	9.044e-01	2.500e+01	1
	522	6.180e-06	9.046e-01	2.500e+01	1
	523	6.190e-06	9.048e-01	2.500e+01	1
	524	6.200e-06	9.050e-01	2.500e+01	1
	525	6.210e-06	9.053e-01	2.500e+01	1
	526	6.220e-06	9.055e-01	2.500e+01	1
	527	6.230e-06	9.057e-01	2.500e+01	1
	528	6.240e-06	9.059e-01	2.500e+01	1
	529	6.250e-06	9.061e-01	2.500e+01	1
	530	6.260e-06	9.064e-01	2.500e+01	1
	531	6.270e-06	9.066e-01	2.500e+01	1
	532	6.280e-06	9.068e-01	2.500e+01	1
	533	6.290e-06	9.070e-01	2.500e+01	1
	534	6.300e-06	9.072e-01	2.500e+01	1
	535	6.310e-06	9.075e-01	2.500e+01	1

Fig 1_7 sweep W





Fig 1_8 Vth=0.9V

1E



1	\$DATA1 SOURCE='Pi	rimeSim HSPICE'	VERSION='R-2020.1	2-SP2 linux64'	PARAM_COUNT=1
2	.TITLE '.protect'	1			
3		tdelay_rise	tdelay_fall	tdelay_avg	
4		temper	alter#		
5	1.000e+00	3.115e-11	3.526e-11	3.320e-11	
6		2.500e+01	1		
7	2.000e+00	4.871e-11	5.142e-11	5.007e-11	
8		2.500e+01	1		
9	3.000e+00	6.663e-11	6.778e-11	6.720e-11	
10		2.500e+01	1		
11	4.000e+00	8.475e-11	8.413e-11	8.444e-11	
12		2.500e+01	1		
13	5.000e+00	1.028e-10	1.005e-10	1.016e-10	
14		2.500e+01	1		
15	6.000e+00	1.209e-10	1.169e-10	1.189e-10	
16		2.500e+01	1		
17	7.000e+00	1.390e-10	1.333e-10	1.362e-10	
18		2.500e+01	1		

Fig 1_9 time_delay_INV

Delay = $t_{parasitic} + t_{gate} \times h$. t_{gate} =1.7181e-11 s \cdot $t_{parasitic}$ =1.5793e-11 s




Fig 1_10 time_delay




Fig 1_11 time_delay_NOR

```
1 $DATA1 SOURCE='PrimeSim HSPICE' VERSION='R-2020.12-SP2 linux64' PARAM COUNT=1
 2 .TITLE '.protect'
 3
   h1
                     tdelay_rise
                                       tdelay_fall
                                                         tdelay_avg
 4
                     temper
                                       alter#
 5
    1.000e+00
                      1.048e-10
                                        1.945e-10
                                                          1.497e-10
 6
                      2.500e+01
 7
    2.000e+00
                      1.373e-10
                                        2.375e-10
                                                          1.874e-10
 8
                      2.500e+01
                                       1
9
    3.000e+00
                      1.688e-10
                                        2.803e-10
                                                          2.245e-10
10
                      2.500e+01
                                       1
11
     4.000e+00
                      1.999e-10
                                        3.232e-10
                                                          2.615e-10
12
                      2.500e+01
                                       1
13
14
     5.000e+00
                      2.311e-10
                                        3.660e-10
                                                          2.985e-10
                      2.500e+01
                                       1
15
    6.000e+00
                      2.616e-10
                                        4.089e-10
                                                          3.353e-10
16
                      2.500e+01
                                       1
17
    7.000e+00
                      2.926e-10
                                        4.518e-10
                                                          3.722e-10
18
                      2.500e+01
                                       1
```

Fig 1_12 time_delay_NOR

Delay = $t_{parasitic} + t_{gate} \times h$. $t_{gate} = 0.3705e-10 \text{ s} \cdot t_{parasitic} = 1.1311e-10 \text{ s}$




Fig 1_13 time_delay_方程式

1G

1E t_{gate} =1.7181e-11 s × $t_{parasitic}$ =1.5793e-11 s

1F t_{gate} =0.3705e-10 s \cdot $t_{parasitic}$ =1.1311e-10 s

The ratio of t_{gate} and t_{parasitic}

	tgate	t parasitic
1E	1	1
1F	7/3	3

Problem 2 – Delay Estimation and Optimization 2A




Fig 2_1 CDAC waveform

Vdac is composed of 8 bits from 000 to 111, Vc=001, Vb=010, Va=100 When Va=Vc=Vdd, Vb=gnd, Vdac=100+000+001=101

2B




Fig 2_2 CDAC with switch waveform

2C ★ tdelay avg1=NAN tdelay_avg1=NAN tdelay_avg2=NAN tdelay_avg2=NAN tdelay_avg3=NAN ★ tdelay_avg3=15.8n tdelay_fall1=NAN ★ tdelay_fall1=NAN tdelay_fall2=NAN ★ tdelay_fall2=NAN tdelay_fall3=NAN ★ tdelay_fall3=16.8n ★ tdelay rise1=NAN ★ tdelay rise1=NAN ★ tdelay rise2=NAN ★ tdelay rise2=NAN tdelay_rise3=NAN temper=25 temper=25 Input=000 Input=001 ★ tdelay avg1=NAN ★ tdelay_avg1=NAN tdelay_avg2=5.82n ★ tdelay_avg2=5.82n ★ tdelay_avg3=15.8n ★ tdelay avg3=NAN ★ tdelay_fall1=NAN ★ tdelay fall1=NAN ★ tdelay_fall2=6.78n ★ tdelay fall2=6.78n ★ tdelay_fall3=16.8n ★ tdelay fall3=NAN ★ tdelay rise1=NAN ★ tdelay rise1=NAN ★ tdelay rise2=4.87n ★ tdelay rise3=NAN temper=25 temper=25 Input=010 Input=011 tdelay avg1=5.84n ★ tdelay avg2=NAN ★ tdelay_avg2=NAN ★ tdelay avg3=NAN tdelay fall1=6.8n ★ tdelay_fall1=6.8n ★ tdelay fall2=NAN ★ tdelay_fall2=NAN ★ tdelay fall3=NAN ★ tdelay_fall3=16.7n

★ delay_fall3=16.7n

★ tdelay rise1=4.88n ★ tdelay_rise1=4.88n ★ tdelay rise2=NAN ★ tdelay rise2=NAN ★ tdelay rise3=NAN ★ tdelay rise3=14.8n temper=25 temper=25 Input=100 Input=101 tdelay avg1=5.8n tdelay_avg2=5.79n ★ tdelay_avg2=5.79n tdelay_avg3=NAN ★ tdelay_avg3=15.8n tdelay_fall1=6.76n ★ tdelay_fall1=6.76n tdelay_fall2=6.75n ★ tdelay_fall2=6.75n tdelay_fall3=NAN ★ tdelay_fall3=16.7n ★ tdelay_rise1=4.85n tdelay_rise1=4.85n ★ tdelay_rise2=4.84n tdelay_rise2=4.84n

Input=110 Input=111

worst case: V3

temper=25

tdelay_rise3=NAN

Relationship between Delay and Input: Due to the reset signal, the pulses at V1 and V2 are discharged prematurely, resulting in a decrease in their delays. Because the delay in the middle of the pulse is small, and V3 is not affected by the reset (its pulse is not discharged prematurely), its delay will not

★ tdelay_rise3=14.8n

temper=25

decrease. As shown in Figure 2_3, the areas circled in red indicate where the reset signal has an effect.




Fig 2_3 CDAC with switch waveform





Fig 2_3 3 AND




- ★ tdelay_avg1=5.33n
- tdelay_avg1=5.33n
 tdelay_avg2=5.31n
 tdelay_avg3=15.3n
 tdelay_fall1=6.14n
 tdelay_fall2=6.12n
 tdelay_fall3=16.1n
 tdelay_rise1=4.51n
 tdelay_rise1=4.51n

- tdelay_rise2=4.49n
- ★ tdelay_rise3=14.5n
- temper=25


- tdelay_avg1=5.8n
 tdelay_avg2=5.79n
 tdelay_avg3=15.8n
 tdelay_fall1=6.76n
 tdelay_fall2=6.75n
 tdelay_fall3=16.7n
 tdelay_fall3=16.7n

- ★ tdelay_rise1=4.85n
- ★ tdelay_rise2=4.84n
- ★ tdelay_rise3=14.8n
- temper=25


bufffer no buffer




DRC



LVS







- ★ tdelay_avg1=5.45n

 ★ delay_avg1=5.45n

 ★ delay_avg1=5.45n tdelay_avg2=5.42n tdelay_avg3=15.4n ★ tdelay_fall1=6.27n tdelay_fall2=6.24n
- tdelay_fall3=16.2n

 ⊗ tdelay_fall3=16.2n
 ⊗ tdelay_fall3=16.7n

 ⊗ tdelay_rise1=4.64n
 ⊗ tdelay_rise1=4.85n

 ⊗ tdelay_rise2=4.6n
 ⊗ tdelay_rise2=4.84n

 ⊗ tdelay_rise3=14.5n
 ⊗ tdelay_rise3=14.8n

- temper=25


bufffer(layout)

- ★ tdelay_avg1=5.8n
- ★ tdelay_avg2=5.79n
- ★ tdelay_avg3=15.8n
- ★ tdelay_fall1=6.76n
- ★ tdelay_fall2=6.75n

- temper=25


nobuffer

Problem 3 – Elmore Delay Model and Layout Effect on Diffusion Capacitance 3D



layout





LVS



3E

Pattern1: τ =116/33=3.515 Pattern2: τ =69.5/22=3.16 Pattern3: τ =104/21=4.95

Pattern4: T = 103/26 = 3.9615

Pattern5: T = 113/38.75 = 2.91613

 $T_avg = (3.515+3.16+4.95+3.9615+2.91613)/5=3.7ps$