



CAST

BA22

32-bit RISC Processor

Instruction Set

CAST, Inc.

CONFIDENTIAL

1 Legal Notice

PLEASE READ THE FOLLOWING TERMS AND CONDITIONS CAREFULLY.

1.1 Disclaimer and “Terms of Use”

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH BEYOND SEMICONDUCTOR'S MATERIALS. THE MATERIALS ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT SHALL BEYOND SEMICONDUCTOR OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE MATERIALS, EVEN IF BEYOND SEMICONDUCTOR HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, THE ABOVE LIMITATION MAY NOT APPLY TO YOU.

Beyond Semiconductor and its suppliers further do not warrant the accuracy or completeness of the information, text, graphics, links or other items contained within these materials. Beyond Semiconductor may make changes to these materials, or to the products described therein, at any time without notice. Beyond Semiconductor makes no commitment to update the Materials.

The copyright for any materials created by the Beyond Semiconductor is reserved. Any duplication or use of any material in other electronic or printed publications is not permitted without the Beyond Semiconductor's agreement.

Adherence to all applicable laws and regulations, federal and state and local, governing professional licensing, business practices, advertising and all other aspects of doing business in the US or any other jurisdiction is the sole responsibility of the user.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Beyond Semiconductor reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Any performance information, tests, ratings or specifications provided herein are measured using certain computer systems or components and only indicate the approximate performance of Beyond Semiconductor's products in accordance with those tests. Use of other computer systems or components, software, etc. may affect actual performance. Customers and prospective customers should consult with other, more reliable, sources of information before purchasing Beyond Semiconductor's products.

Proceeding beyond this disclaimer constitutes acceptance of these terms and conditions.

Copyright © 2007 by Beyond Semiconductor. All rights reserved.

1.2 Trademarks

Microsoft[®], Windows[®], Windows NT[®], Windows Server[®] and Windows Vista[™] are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. Linux[®] is the registered trademark of Linus Torvalds in the U.S. and other countries. Other product names used herein are for identification purposes only and might be trademarks of their respective companies. We disclaim any and all rights to those marks.

2 Table of Contents

1	Legal Notice	2
1.1	Disclaimer and “Terms of Use”	2
1.2	Trademarks	2
2	Table of Contents	3
3	Instructions	7
3.1	b.add	7
3.2	b.add	8
3.3	b.addc	9
3.4	b.addci	10
3.5	b.addi	11
3.6	b.addic	12
3.7	b.adds	13
3.8	b.and	14
3.9	b.andi	15
3.10	b.bc	16
3.11	b.beq	17
3.12	b.beqi	18
3.13	b.bf	19
3.14	b.bges	20
3.15	b.bgesi	21
3.16	b.bgeu	22
3.17	b.bgeui	23
3.18	b.bgts	24
3.19	b.bgtsi	25
3.20	b.bgtu	26
3.21	b.bgtui	27
3.22	b.bitrev	28
3.23	b.bles	29
3.24	b.blesi	30
3.25	b.bleu	31
3.26	b.bleui	32
3.27	b.blts	33
3.28	b.bltsi	34
3.29	b.bltu	35
3.30	b.bltui	36
3.31	b.bnc	37
3.32	b.bne	38
3.33	b.bnei	39
3.34	b.bnf	40
3.35	b.bno	41
3.36	b.bo	42

3.37	b.clz	43
3.38	b.cmov	44
3.39	b.cmpxchg	45
3.40	b.cov	46
3.41	b.di	47
3.42	b.div	48
3.43	b.divi	49
3.44	b.divu	50
3.45	b.divui	51
3.46	b.ei	52
3.47	b.entri	53
3.48	b.extbs	54
3.49	b.extbz	55
3.50	b.exths	56
3.51	b.exthz	57
3.52	b.ffl	58
3.53	b.flb	59
3.54	b.j	60
3.55	b.ja	61
3.56	b.jal	62
3.57	b.jalr	63
3.58	b.jma	64
3.59	b.jmal	65
3.60	b.jr	66
3.61	b.lbz	67
3.62	b.ld	68
3.63	b.lhz	69
3.64	b.lma	70
3.65	b.lws	71
3.66	b.lwz	72
3.67	b.mac	73
3.68	b.macs	75
3.69	b.mfspr	77
3.70	b.mlwz	78
3.71	b.mod	79
3.72	b.modu	80
3.73	b.mov	81
3.74	b.movhi	82
3.75	b.movi	83
3.76	b.msw	84
3.77	b.mtspr	85
3.78	b.mul	86
3.79	b.mulh	87
3.80	b.muli	88
3.81	b.nand	89
3.82	b.nop	90

3.83	<u>b.not</u>	91
3.84	<u>b.or</u>	92
3.85	<u>b.ori</u>	93
3.86	<u>b.reti</u>	94
3.87	<u>b.return</u>	95
3.88	<u>b.rfe</u>	96
3.89	<u>b.ror</u>	97
3.90	<u>b.rori</u>	98
3.91	<u>b.rtnei</u>	99
3.92	<u>b.sb</u>	100
3.93	<u>b.sd</u>	101
3.94	<u>b.sfeq</u>	102
3.95	<u>b.sfeqi</u>	103
3.96	<u>b.sfges</u>	104
3.97	<u>b.sfgesi</u>	105
3.98	<u>b.sfgeu</u>	106
3.99	<u>b.sfgeui</u>	107
3.100	<u>b.sfgts</u>	108
3.101	<u>b.sfgtsi</u>	109
3.102	<u>b.sfgtu</u>	110
3.103	<u>b.sfgtui</u>	111
3.104	<u>b.sfles</u>	112
3.105	<u>b.sflesi</u>	113
3.106	<u>b.sfleu</u>	114
3.107	<u>b.sfleui</u>	115
3.108	<u>b.sflts</u>	116
3.109	<u>b.sfltsi</u>	117
3.110	<u>b.sfltu</u>	118
3.111	<u>b.sfltui</u>	119
3.112	<u>b.sfne</u>	120
3.113	<u>b.sfnei</u>	121
3.114	<u>b.sh</u>	122
3.115	<u>b.sll</u>	123
3.116	<u>b.slli</u>	124
3.117	<u>b.sma</u>	125
3.118	<u>b.sra</u>	126
3.119	<u>b.srai</u>	127
3.120	<u>b.srl</u>	128
3.121	<u>b.srli</u>	129
3.122	<u>b.sub</u>	130
3.123	<u>b.subb</u>	131
3.124	<u>b.subs</u>	132
3.125	<u>b.sw</u>	133
3.126	<u>b.swab</u>	134
3.127	<u>b.sys</u>	135
3.128	<u>b.trap</u>	136

3.129	<u>b.xor</u>	137
3.130	<u>b.xori</u>	138
3.131	<u>f.abs.s</u>	139
3.132	<u>f.add.s</u>	140
3.133	<u>f.beq.s</u>	141
3.134	<u>f.bge.s</u>	142
3.135	<u>f.bgt.s</u>	143
3.136	<u>f.ble.s</u>	144
3.137	<u>f.blts</u>	145
3.138	<u>f.bne.s</u>	146
3.139	<u>f.div.s</u>	147
3.140	<u>f.ftoi.s</u>	148
3.141	<u>f.itof.s</u>	149
3.142	<u>f.mul.s</u>	150
3.143	<u>f.sub.s</u>	151

3.41 b.di

Disable Interrupts

Format:

b.di n/a

Description:

Disables interrupts by setting SR[IEE] and SR[TEE] to '0'.

equivalent to `bt.mov r0,r2`

.
15						10	9				5	4			0
000001					00000					00010					

Effect:

SR[IEE] <- 0

SR[TEE] <- 0

3.46 b.ei

Enable Interrupts

Format:

b.ei n/a

Description:

Enables interrupts by setting SR[IEE] and SR[TEE] to '1'.

equivalent to `bt.mov r0,r1`

.
15						10	9					5	4		0
000001					00000					00001					

Effect:

SR[IEE] <- 1

SR[TEE] <- 1


```
UR[MACOVL] <- 0x00000001
else
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]

UR[MACCY] <- carry
```



```
MACLO[31:0] <- 0x00000000
mac[63:0] <- 0x8000000000000000
UR[MACOVL] <- 0x00000001
else
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]

UR[MACCY] <- carry
```


3.73 b.mov

Move Signed

Format:

b.mov rD,rA

Description:

The content of general purpose register rA is copied to general-purpose register rD.

bt.mov rD,rA

.
15						10	9				5	4			0
000001					DDDDD					AAAAA					

Effect:

rD[31:0] <- rA[31:0]

3.75 b.movi

Move Immediate Signed

Format:

b.movi rD,I

Description:

The immediate value I is copied to general-purpose register rD.

bt.movi rD,G

.
15						10	9				5	4	3		0
000000						DDDDD			0	GGGG					

Effect:

if **bt.movi** then I = **EXTS4**(G)

rD[31:0] <- I

3.82 b.nop

No Operation

Format:

b.nop I

Description:

This is non operational instruction that it takes at least one clock cycle to complete. The immediate value I can be used for simulation purposes.

equivalent to `bt.addi r0,G`

.
15						10	9				5	4	3		0
000000						00000			1	GGGG					

Effect:

n/a

3.88 b.rfe

Return From Exception

Format:

b.rfe n/a

Description:

Execution of this instruction partially restores the state of the processor prior to the exception.

equivalent to `bt.mov r0,r0`

.
15					10	9				5	4				0
000001					00000					00000					

Effect:

PC <- **EPCR**

SR <- **ESR**

3.128 b.trap

Trap

Format:

b.trap I

Description:

Execution of trap instruction results in the trap exception if specified bit in SR is set. Trap exception is a request to the operating system or to the debug facility to execute certain debug services. The immediate value is used to select which SR bit is tested by trap instruction.

equivalent to `bt.movi r0,G`

.
15						10	9					5	4	3	0
000000						00000				0	GGGG				

Effect:

if `SR[I] = 1` **then** `trap_exception()`

