

BA22

32-bit RISC Processor

Instruction Set

CAST, Inc.



Legal Notice

PLEASE READ THE FOLLOWING TERMS AND CONDITIONS CAREFULLY.

Disclaimer and "Terms of Use"

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH BEYOND SEMICONDUCTOR'S MATERIALS. THE MATERIALS ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND INCLUDING WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT OF INTELLECTUAL PROPERTY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT SHALL BEYOND SEMICONDUCTOR OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, LOSS OF INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE MATERIALS, EVEN IF BEYOND SEMICONDUCTOR HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. BECAUSE SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, THE ABOVE LIMITATION MAY NOT APPLY TO YOU.

Beyond Semiconductor and its suppliers further do not warrant the accuracy or completeness of the information, text, graphics, links or other items contained within these materials. Beyond Semiconductor may make changes to these materials, or to the products described therein, at any time without notice. Beyond Semiconductor makes no commitment to update the Materials.

The copyright for any materials created by the Beyond Semiconductor is reserved. Any duplication or use of any material in other electronic or printed publications is not permitted without the Beyond Semiconductor's agreement.

Adherence to all applicable laws and regulations, federal and state and local, governing professional licensing, business practices, advertising and all other aspects of doing business in the US or any other jurisdiction is the sole responsibility of the user.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Beyond Semiconductor reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Any performance information, tests, ratings or specifications provided herein are measured using certain computer systems or components and only indicate the approximate performance of Beyond Semiconductor's products in accordance with those tests. Use of other computer systems or components, software, etc. may affect actual performance. Customers and prospective customers should consult with other, more reliable, sources of information before purchasing Beyond Semiconductor's products.

Proceeding beyond this disclaimer constitutes acceptance of these terms and conditions.

Copyright © 2007 by Beyond Semiconductor. All rights reserved.

1.2 **Trademarks**

Microsoft ®, Windows NT ®, Windows Server ® and Windows Vista ™ are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. Linux® is the registered trademark of Linus Torvalds in the U.S. and other countries. Other product names used herein are for identification purposes only and might be trademarks of their respective companies. We disclaim any and all rights to those marks.

2 Table of Contents

| 1 | Legal Notice | 2 |
|---|--|----|
| | 1.1 <u>Disclaimer and "Terms of Use"</u> . | 2 |
| | 1.2 <u>Trademarks</u> | |
| 2 | <u>Table of Contents</u> . | 3 |
| 3 | <u>Instructions</u> . | 7 |
| | 3.1 <u>b.aadd</u> | 7 |
| | 3.2 <u>b.add</u> | 8 |
| | 3.3 <u>b.addc</u> | |
| | 3.4 <u>b.addci</u> | |
| | 3.5 <u>b.addi</u> | |
| | 3.6 <u>b.addic</u> | |
| | 3.7 <u>b.adds</u> | |
| | 3.8 <u>b.and</u> | |
| | 3.9 <u>b.andi</u> | |
| | 3.10 <u>b.bc</u> | |
| | 3.11 <u>b.beq</u> | |
| | 3.12 <u>b.beqi</u> | |
| | 3.13 <u>b.bf</u> | |
| | 3.14 <u>b.bges</u> | |
| | 3.15 <u>b.bgesi</u> | |
| | 3.16 <u>b.bgeu</u> . | |
| | 3.17 <u>b.bgeui</u> | |
| | 3.18 <u>b.bgts</u> | |
| | 3.19 <u>b.bgtsi</u> | |
| | 3.20 <u>b.bgtu</u> | |
| | 3.21 <u>b.bgtui</u> . | |
| | 3.22 <u>b.bitrev</u> | |
| | 3.23 <u>b.bles</u> | |
| | 3.24 <u>b.blesi</u> | |
| | 3.25 <u>b.bleu</u> | |
| | 3.26 <u>b.bleui</u> | |
| | 3.27 <u>b.blts</u> | |
| | 3.28 <u>b.bltsi</u> | |
| | 3.29 <u>b.bltu</u> . | 35 |
| | 3.30 <u>b.bltui</u> | |
| | 3.31 <u>b.bnc</u> | |
| | 3.32 <u>b.bne</u> | |
| | 3.33 <u>b.bnei</u> | |
| | | 40 |
| | | 41 |
| | 3.36 b.bo | 42 |

| 3.37 <u>b.clz</u> | 43 |
|----------------------------------|----|
| 3.38 <u>b.cmov</u> | 44 |
| 3.39 b.cmpxchg. | 45 |
| 3.40 <u>b.cov</u> | |
| 3.41 b.di | |
| $3.42 \overline{\text{b.div}}$ | 48 |
| 3.43 <u>b.divi</u> | |
| 3.44 b.divu | |
| 3.45 <u>b.divui</u> | 51 |
| 3.46 <u>b.ei</u> | |
| 3.47 <u>b.entri</u> | |
| 3.48 <u>b.extbs</u> | |
| $3.49 \overline{\text{b.extbz}}$ | |
| 3.50 <u>b.exths</u> | |
| 3.51 b.exthz | |
| 3.52 <u>b.ff1</u> | |
| 3.53 <u>b.flb</u> | |
| 3.54 <u>b.i</u> | |
| 3.55 <u>b.ja</u> | |
| 3.56 <u>b.ial</u> | |
| 3.57 <u>b.jalr</u> | |
| 3.58 <u>b.jma</u> | |
| 3.59 <u>b.jmal</u> | |
| 3.60 <u>b.ir</u> | |
| 3.61 <u>b.lbz</u> | |
| 3.62 b.ld | |
| 3.63 <u>b.lhz</u> | |
| 3.64 <u>b.lma</u> . | |
| 3.65 <u>b.lws</u> . | |
| 3.66 <u>b.lwz</u> | |
| 3.67 b.mac. | |
| 3.68 <u>b.macs</u> . | |
| 3.69 <u>b.mfspr</u> . | |
| 3.70 <u>b.mlwz</u> . | |
| 3.71 <u>b.mod</u> | |
| 3.72 b.modu | |
| 3.73 b.mov. | |
| 3.74 b.movhi | |
| 3.75 <u>b.movi</u> | |
| 3.76 b.msw | |
| 3.77 <u>b.mtspr</u> | |
| 3.78 b.mul | |
| 3.79 b.mulh | |
| | |
| 3.80 <u>b.muli</u> | |
| 3.81 <u>b.nand</u> | 89 |
| 3.87.0.000 | GH |

| 3.83 <u>b.not</u> | 91 |
|-----------------------|------------|
| 3.84 <u>b.or</u> | 92 |
| 3.85 <u>b.ori</u> | 93 |
| 3.86 <u>b.reti</u> | 94 |
| 3.87 <u>b.return</u> | 95 |
| 3.88 <u>b.rfe</u> . | |
| 3.89 b.ror. | |
| 3.90 <u>b.rori</u> . | |
| 3.91 <u>b.rtnei</u> | |
| 3.92 <u>b.sb</u> | |
| 3.93 b.sd | |
| 3.94 <u>b.sfeq</u> | |
| 3.95 <u>b.sfeqi</u> | 103 |
| 3.96 <u>b.sfges</u> | 103 |
| 3.97 <u>b.sfgesi</u> | |
| 3.98 <u>b.sfgeu</u> | |
| 3.99 <u>b.sfgeui</u> | |
| 3.100 b.sfgts. | |
| 3.101 <u>b.sfgtsi</u> | 108 |
| 3.102 <u>b.sfgtu</u> | |
| 3.103 <u>b.sfgtui</u> | |
| | 111 112 |
| 3.104 <u>b.sfles</u> | 112 113 |
| 3.105 <u>b.sflesi</u> | 113 114 |
| 3.106 <u>b.sfleu</u> | |
| 3.107 <u>b.sfleui</u> | |
| 3.108 <u>b.sflts</u> | |
| 3.109 <u>b.sfltsi</u> | 117 |
| 3.110 <u>b.sfltu</u> | 118 |
| 3.111 <u>b.sfltui</u> | |
| 3.112 <u>b.sfne</u> | |
| 3.113 <u>b.sfnei</u> | 121 |
| 3.114 <u>b.sh</u> | 122 |
| 3.115 <u>b.sll</u> | 123 |
| 3.116 <u>b.slli</u> | 124 |
| 3.117 <u>b.sma</u> | |
| 3.118 <u>b.sra</u> | |
| 3.119 <u>b.srai</u> . | |
| 3.120 <u>b.srl</u> | |
| 3.121 <u>b.srli</u> | |
| 3.122 <u>b.sub</u> | |
| 3.123 <u>b.subb</u> | |
| 3.124 <u>b.subs</u> | |
| 3.125 <u>b.sw</u> | |
| 3.126 <u>b.swab</u> | |
| 3.127 <u>b.sys</u> | 135 |
| 3.128 b.trap. | 136 |

Beyond BA2 Instruction Set Manual, Revision: 29372

| 3.129 <u>b.xor</u> | 137 |
|-------------------------|-------|
| 3.130 <u>b.xori</u> | |
| 3.131 <u>f.abs.s</u> . | 120 |
| 3.132 <u>f.add.s</u> | 140 |
| 3.133 <u>f.beq.s</u> . | 1.41 |
| 3.134 <u>f.bge.s</u> | 1.40 |
| 3.135 <u>f.bgt.s</u> | 143 |
| 3.136 f.ble.s. | 1 4 4 |
| 3.137 <u>f.blt.s</u> | 145 |
| 3.138 f.bne.s. | 146 |
| 3.139 <u>f.div.s</u> | 147 |
| 3.140 <u>f.ftoi.s</u> . | 148 |
| 3.141 <u>f.itof.s</u> . | |
| 3.142 <u>f.mul.s</u> . | |
| 3.143 <u>f.sub.s</u> . | |
| | |

3 Instructions

3.1 b.aadd

Atomic Add


Format:

b.aadd rD,rA,rB

Description:

The value of rA is added to the memory addressd by rB. The result of the sum is also stored in rD. Operation is atomic.

bn.aadd rD,rA,rB



```
T = MEM32[rB]
T = T + rA
MEM32[rB] = T
rD = T
```

3.2 **b.add**

Add Signed


Format:

b.add rD,rA


Description:

The sum of the contents of general-purpose registers rA, rD is stored into general-purpose register rD.

bt.add rD,rA



bn.add rD,rA,rB



```
rD[31:0] <- rD[31:0] + rA[31:0]
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.3 b.addc

Add Signed with Carry

Format:

b.addc rD,rA,rB

Description:

The sum of the contents of general-purpose registers rA, rB and carry SR[CY] is stored into general-purpose register rD.

bn.addc rD,rA,rB

| 23 | 23 | | | 18 | 17 13 | | | | | 12 8 | | | | | 7 | 7 3 | | | | | | 0 | |
|--------|----|--|--|----|-------|--|----|-----|----|------|--|---|-------------|----|---|-----|----|-----|---|--|--|-----|--|
| 011001 | | | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | BE | BBE | в | | | 111 | |

```
rD[31:0] <- rA[31:0] + rB[31:0] + SR[CY]
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.4 b.addci


Add Immediate Signed with Carry

Format:

b.addci rD,rA,I

Description:

The immediate value I is added with carry to the content of general-purpose register rA to form the result, which is then placed into general-purpose register rD.





```
if bw.addci then I = EXTS24(p)
rD[31:0] <- rA[31:0] + I + SR[CY]
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.5 b.addi

Add Immediate Signed

Format:

b.addi rD,rA,I


Description:

The immediate value I is added to the content of general-purpose register rA to form the result, which is then placed into general-purpose register rD.


bt.addi rD,G

| 15 | | | | | 10 | 9 | | | | 5 | 4 | 3 0 | | | |
|----|--|-----|-----|--|----|---|----|-----|----|---|---|-----|----|----|--|
| | | 000 | 000 | | | | DI | DDE | DD | | 1 | | GG | GG | |


bn.addi rD,rA,O



bg.addi rD,rA,Y



bw.addi rD,rA,g



```
if bn.addi then I = EXTS8(O)
if bg.addi then I = EXTS16(Y)
if bw.addi then I = EXTS32(g)
rD[31:0] <- rA[31:0] + I
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.6 b.addic

Add Immediate Signed with Carry

Format:

b.addic rD,rA,I

Description:

The immediate value I is added with carry to the content of general-purpose register rA to form the result, which is then placed into general-purpose register rD.

equivalent to bw.addci rD,rA,p



```
if bw.addci then I = EXTS24(p)
rD[31:0] <- rA[31:0] + I + SR[CY] SR[OV] <- overflow SR[CY] <- carry
```

3.7 b.adds

Add Saturated

Format:

b.adds rD,rA,rB

Description:

The sum of the contents of general-purpose registers rA and rB is stored into general-purpose register rD. If the result overflows it is clamped to the most positive number INT MAX (0x7fffffff). If the result underflows it is clamped to the most negative number INT_MIN (0x80000000). The Overflow flag is sticky.

bn.adds rD,rA,rB

| | | | | • | • | | | | | | | | | | | | | | | | | | |
|--------|----|--|--|----|----|----|----|-----|----|------|--|---|--------------|----|---|--|---|-----|----|---|--|-----|--|
| 23 | 23 | | | 18 | 17 | 17 | | | | 12 8 | | | | | 7 | | | | 3 | 2 | | 0 | |
| 011101 | | | | | | | DI | DDE | DD | | | A | 4 A.4 | ιA | | | В | зве | вВ | | | 000 | |

```
rD[31:0] <- rA[31:0] + rB[31:0]
if (rA + rB >= INT_MAX)
rD <- INT_MAX
else if (rA + rB =< INT_MIN)</pre>
rD <- INT_MIN
else
rD <- rA + rB
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.8 **b.and**

And


Format:

b.and rD,rA,rB

Description:

The content of general-purpose register rA is bit-wise ANDed with the content of general-purpose register rB. The result is then placed into general-purpose register rD.

bn.and rD,rA,rB



Effect:

rD[31:0] <- rA[31:0] AND rB[31:0]

3.9 b.andi

And with Immediate


Format:

b.andi rD,rA,I


Description:

The immediate value I is shifted left [N << 0, h << 0] bits, sign-extended[h] or zero-extended[N] to program counter width. Then it is bit-wise ANDed with the content of general-purpose register rA. The result is then placed into general-purpose register rD.





bw.andi rD,rA,h



```
if bn.andi then I = EXTZ(N)
if bw.andi then I = EXTS32(h)
rD[31:0] <- rA[31:0] AND I
```

3.10 b.bc

Branch if Carry


Format:

b.bc I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. If the carry flag is set, the program branches to EA.

bn.bc S



```
if bn.bc then I = EXTS12(S)
EA <- I + BranchInsnAddr
PC <- EA if SR[CY] set
```

3.11 b.beq


Branch if Equal


Format:

b.beq rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared. If the two values are equal, the program branches to EA.





bw.beq rA,rB,u



```
if bg.beq then I = EXTS12(U)
if bw.beq then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] == rB[31:0]
```

3.12 b.beqi


Branch if Equal Immediate


Format:

b.beqi rB,I,J

Description:


The immediate value I is shifted left $[E \le 0, I \le 0]$ bits, sign-extended [I, I] or zero-extended [E] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared. If the two values are equal, the program branches to EA.





bg.beqi rB,I,U







```
if bn.beqi then I = EXTZ(E)
if bg.beqi then I = EXTS5(I)
if bw.beqi then I = EXTS5(I)
if bn.beqi then J = EXTS8(P)
if bg.beqi then J = EXTS12(U)
if bw.beqi then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] == I
```

3.13 b.bf

Branch if Flag


Format:

b.bf I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. If the flag is set, the program branches to EA.






bg.bf t



bw.bf z



```
if bn.bf then I = EXTS12(S)
if bg.bf then I = EXTS24(t)
if bw.bf then I = EXTS32(z)
EA <- I + BranchInsnAddr
PC <- EA if SR[F] set
```

b.bges 3.14


Branch if Greater or Equal Than Signed


Format:

b.bges rA,rB,I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as signed integers. If the content of the first register is greater than or equal to the content of the second register, the program branches to EA.





bw.bges rA,rB,u



```
if bg.bges then I = EXTS12(U)
if bw.bges then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] >= rB[31:0]
```

3.15 b.bgesi


Branch if Greater or Equal Immediate Signed

Format:

b.bgesi rB,I,J


Description:

The immediate value I is shifted left [P << 0, U << 0, u << 0] bits, sign-extended[P, U, u] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value E are compared as signed integers. If the content of the register is greater than or equal to the immediate value E the program branches to EA.





bg.bgesi rB,I,U



bw.bgesi rB,I,u



```
if bn.bgesi then I = EXTZ(E)
if bg.bgesi then I = EXTS5(I)
if bw.bgesi then I = EXTS5(I)
if bn.bgesi then J = EXTS8(P)
if bg.bgesi then J = EXTS12(U)
if bw.bgesi then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] >= I
```

3.16 b.bgeu


Branch if Greater or Equal Than Unsigned


Format:

b.bgeu rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as unsigned integers. If the content of the first register is greater than or equal to the content of the second register, the program branches to EA.





bw.bgeu rA,rB,u



```
if bg.bgeu then I = EXTS12(U)
if bw.bgeu then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] >= rB[31:0]
```

3.17 b.bgeui


Branch if Greater or Equal Immediate Unsigned


Format:

b.bgeui rB,I,J


Description:

The immediate value I is shifted left [I << 0, I << 0] bits, sign-extended [I, I] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared as unsigned integers. If the content of the register is greater than or equal to the immediate value I the program branches to EA.





bw.bgeui rB,I,u



```
if bg.bgeui then I = EXTS5(I)
if bw.bgeui then I = EXTS5(I)
if bg.bgeui then J = EXTS12(U)
if bw.bgeui then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] >= I
```

3.18 b.bgts


Branch if Greater Than Signed


Format:

b.bgts rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as signed integers. If the content of the first register is greater than the content of the second register, the program branches to EA.





bw.bgts rA,rB,u



```
if bg.bgts then I = EXTS12(U)
if bw.bgts then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] > rB[31:0]
```

3.19 b.bgtsi


Branch if Greater Than Immediate Signed

Format:

b.bgtsi rB,I,J


Description:

The immediate value I is shifted left [E << 0, I << 0] bits, sign-extended [I, I] or zero-extended [E] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared as signed integers. If the content of the register is greater than the immediate value I the program branches to EA.





bg.bgtsi rB,I,U



bw.bgtsi rB,I,u



```
if bn.bgtsi then I = EXTZ(E)
if bg.bgtsi then I = EXTS5(I)
if bw.bgtsi then I = EXTS5(I)
if bn.bgtsi then J = EXTS8(P)
if bg.bgtsi then J = EXTS12(U)
if bw.bgtsi then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] > I
```

3.20 b.bgtu


Branch if Greater Than Unsigned

Format:

b.bgtu rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as unsigned integers. If the content of the first register is greater than the content of the second register, the program branches to EA.





bw.bgtu rA,rB,u



```
if bg.bgtu then I = EXTS12(U)
if bw.bgtu then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] > rB[31:0]
```

3.21 b.bgtui


Branch if Greater Than Immediate Unsigned


Format:

b.bgtui rB,I,J

Description:

The immediate value I is shifted left [I << 0, I << 0] bits, sign-extended [I, I] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared as unsigned integers. If the content of the register is greater than the immediate value I the program branches to EA.





bw.bgtui rB,I,u



```
if bg.bgtui then I = EXTS5(I)
if bw.bgtui then I = EXTS5(I)
if bg.bgtui then J = EXTS12(U)
if bw.bgtui then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] > I
```

3.22 b.bitrev

Bit Reverse


Format:

b.bitrev rD,rA

Description:

The content of general purpose register rA is bit-reversed and then placed into general-purpose register rD.

bn.bitrev rD,rA



Effect:

rD[31:0] <- rA[0:31]

3.23 b.bles


Branch if Less or Equal Than Signed

Format:

b.bles rA,rB,I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as signed integers. If the content of the first register is less than or equal to the content of the second register, the program branches to EA.





equivalent to bw.bges rA,rB,u



```
if bg.bges then I = EXTS12(U)
if bw.bges then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] <= rB[31:0]
```

3.24 b.blesi


Branch if Less or Equal Than Immediate Signed


Format:

b.blesi rB,I,J


Description:

The immediate value I is shifted left [E << 0, I << 0] bits, sign-extended [I, I] or zero-extended [E] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared as signed integers. If the content of the register is less than or equal to the immediate value I the program branches to EA.





bg.blesi rB,I,U



bw.blesi rB,I,u



```
if bn.blesi then I = EXTZ(E)
if bg.blesi then I = EXTS5(I)
if bw.blesi then I = EXTS5(I)
if bn.blesi then J = EXTS8(P)
if bg.blesi then J = EXTS12(U)
if bw.blesi then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] <= I
```

3.25 b.bleu


Branch if Less or Equal Than Unsigned


Format:

b.bleu rA,rB,I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as unsigned integers. If the content of the first register is less than or equal to the content of the second register, the program branches to EA.





equivalent to bw.bgeu rA,rB,u



```
if bg.bgeu then I = EXTS12(U)
if bw.bgeu then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] <= rB[31:0]
```

3.26 b.bleui


Branch if Less or Equal Than Immediate Unsigned

Format:

b.bleui rB,I,J


Description:

The immediate value I is shifted left [I << 0, I << 0] bits, sign-extended [I, I] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared as unsigned integers. If the content of the register is less than or equal to the immediate value I the program branches to EA.





bw.bleui rB,I,u



```
if bg.bleui then I = EXTS5(I)
if bw.bleui then I = EXTS5(I)
if bg.bleui then J = EXTS12(U)
if bw.bleui then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] <= I
```

3.27 b.blts


Branch if Less Than Signed


Format:

b.blts rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as signed integers. If the content of the first register is less than the content of the second register, the program branches to EA.





equivalent to bw.bgts rA,rB,u



```
if bg.bgts then I = EXTS12(U)
if bw.bgts then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] < rB[31:0]
```

3.28 b.bltsi


Branch if Less Than Immediate Signed

Format:

b.bltsi rB,I,J


Description:

The immediate value I is shifted left [E << 0, I << 0] bits, sign-extended [I, I] or zero-extended [E] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared as signed integers. If the content of the register is less than the immediate value I the program branches to EA.






bg.bltsi rB,I,U



bw.bltsi rB,I,u



```
if bn.bltsi then I = EXTZ(E)
if bg.bltsi then I = EXTS5(I)
if bw.bltsi then I = EXTS5(I)
if bn.bltsi then J = EXTS8(P)
if bg.bltsi then J = EXTS12(U)
if bw.bltsi then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] < I
```

3.29 b.bltu


Branch if Less Than Unsigned


Format:

b.bltu rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as unsigned integers. If the content of the first register is less than the content of the second register, the program branches to EA.





equivalent to bw.bgtu rA,rB,u



```
if bg.bgtu then I = EXTS12(U)
if bw.bgtu then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] < rB[31:0]
```

3.30 **b.bltui**

Branch if Less Than Immediate Unsigned


Format:

b.bltui rB,I,J


Description:

The immediate value I is shifted left [I << 0, I << 0] bits, sign-extended [I, I] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared as unsigned integers. If the content of the register is less than the immediate value I the program branches to EA.

bg.bltui rB,I,U



bw.bltui rB,I,u



```
if bg.bltui then I = EXTS5(I)
if bw.bltui then I = EXTS5(I)
if bg.bltui then J = EXTS12(U)
if bw.bltui then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] < I
```

3.31 b.bnc

Branch if No Carry


Format:

b.bnc I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. If the carry flag is cleared, the program branches to EA.

bn.bnc S



Effect:

if bn.bnc then I = EXTS12(S) EA <- I + BranchInsnAddr PC <- EA if SR[CY] cleared

3.32 b.bne


Branch if Not Equal

Format:

b.bne rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared. If the two values are not equal, the program branches to EA.





bw.bne rA,rB,u



```
if bg.bne then I = EXTS12(U)
if bw.bne then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] != rB[31:0]
```

3.33 b.bnei


Branch if Not Equal Immediate

Format:

b.bnei rB,I,J

Description:


The immediate value I is shifted left [E << 0, I << 0] bits, sign-extended [I, I] or zero-extended [E] to program counter width. Then it is added to the address of the branch instruction. The result is the effective address of the branch. The content of general-purpose register rB and the sign-extended immediate value I are compared. If the two values are not equal, the program branches to EA.





bg.bnei rB,I,U







```
if bn.bnei then I = EXTZ(E)
if bg.bnei then I = EXTS5(I)
if bw.bnei then I = EXTS5(I)
if bn.bnei then J = EXTS8(P)
if bg.bnei then J = EXTS12(U)
if bw.bnei then J = EXTS28(u)
EA <- J + BranchInsnAddr
PC <- EA if rB[31:0] != I
```

3.34 b.bnf

Branch if No Flag


Format:

b.bnf I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. If the flag is cleared, the program branches to EA.






bg.bnf t



bw.bnf z



```
if bn.bnf then I = EXTS12(S)
if bg.bnf then I = EXTS24(t)
if bw.bnf then I = EXTS32(z)
EA <- I + BranchInsnAddr
PC <- EA if SR[F] cleared
```

b.bno 3.35

Branch if No Overflow


Format:

b.bno I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. If the overflow flag is cleared, the program branches to EA.

bn.bno S



Effect:

if bn.bno then I = EXTS12(S) EA <- I + BranchInsnAddr PC <- EA if SR[OV] cleared

3.36 b.bo

Branch if Overflow


Format:

b.bo I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. If the overflow flag is set, the program branches to EA.

bn.bo S



Effect:

if bn.bo then I = EXTS12(S)EA <- I + BranchInsnAddr PC <- EA if SR[OV] set

3.37 b.clz

Count Leading Zeros

Format:

b.clz rD,rA

Description:

Number of leading zeros in general-purpose register rA is written into general-purpose register rD. The MSB is regarded as bit 32. If no bit is set, -1 is written into rD.

bn.clz rD,rA

| 23 | | | | | 16 | 15 | 14 | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|----|-----|-----|---|----|----|----|----|----|---|-------------|----|---|---|----|-----|---|---|---|-----|---|
| | 00 | 011 | 111 | 0 | | - | - | 0 | | A | 4 AA | ιA | | | DI | DDE | D | | | 101 | |

Effect:

rD[31:0] <- rA[31] ? 0 : rA[30] ? 1 ... rA[0] ? 31 : -1

3.38 b.cmov

Conditional Move

Format:

b.cmov rD,rA,rB

Description:

According to the condition flag SR[F], either rA or rB is selected to be copied to the general-purpose register rD. If flag is set, rA is selected. If flag is cleared, rB is selected.

bn.cmov rD,rA,rB

| 23 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|-----|-----|----|----|----|-----|----|----|----|---|--------------|----|---|---|---|-----|----|---|---|-----|---|
| | 011 | 001 | | | DI | DDE | DD | | | A | 4 A.A | ιA | | | В | 3BE | вВ | | | 010 | |

Effect:

rD[31:0] <- SR[F] ? rA[31:0] : rB[31:0]

3.39 b.cmpxchg


Compare Exchange

Format:

b.cmpxchg rD,rA,rB

Description:

If the memory addressed by rB is the same as the contents of rD, the value of rA is written to the memory location addressed by rB. The value of the flag reflects wether the instruction updated the memory location. Operation is atomic.



| | | | | | | | | | | | | | | | | | | | | | | • |
|----|-----|-----|---|----|----|----|-----|----|----|----|---|-------------|----|---|---|---|-----|----|---|---|-----|---|
| 23 | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
| | 011 | 010 |) | | | DI | DDE | DD | | | A | 4 AA | ιA | | | В | 3BE | BB | | | 111 | |

```
T = MEM32[rB]
if (T == rD)
flag = 0
T = rA
else
flag = 1
MEM32[rB] = T
rD = T
```

3.40 b.cov

Clear Overflow


Format:

b.cov n/a

Description:

Clear overflow flag.

equivalent to bn.bno 3



Effect:

EA <- 3 + BranchInsnAddr

PC <- EA if SR[OV] <- 0

3.41 b.di

Disable Interrupts

Format:

b.di n/a

Description:

Disables interrupts by setting SR[IEE] and SR[TEE] to '0'.

equivalent to bt.mov r0,r2

| 15 | | | 10 | 9 | | | | 5 | 4 | | | | 0 |
|----|-----|-----|----|---|---|-----|---|---|---|---|-----|---|---|
| | 000 | 001 | | | 0 | 000 | 0 | | | 0 | 001 | 0 | |

Effect:

SR[IEE] <- 0

SR[TEE] <- 0

3.42 b.div


Divide Signed

Format:

b.div rD,rA,rB

Description:

The content of general-purpose register rA is divided by the content of general-purpose register rB. The result is then placed into general-purpose register rD. Both operands are treated as signed integers. The carry flag is set when the divisor is zero (if carry SR[CY] is implemented). A corner case exits, where result is undefined. If INT MIN (0x80000000) is divided with -1 (0xffffffff) the overflow occurs, which is not handled by the processor.



| 23 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|-----|-----|----|----|----|-----|----|----|----|---|-------------|----|---|---|----|-----|----|---|---|-----|---|
| | 011 | 001 | | | DI | DDE | DD | | | A | ۹ A, | ιA | | | BI | 3BE | BB | | | 100 | |

Effect:

rD[31:0] <- rA[31:0] / rB[31:0] SR[OV] <- overflow</pre> SR[CY] <- carry</pre>

3.43 **b.divi**


Divide Signed with Immediate


Format:

b.divi rD,rA,I

Description:

The content of general-purpose register rA is divided by the immediate value. The result is then placed into general-purpose register rD. Both operands are treated as signed integers. The carry flag is set when the divisor is zero (if carry SR[CY] is implemented). A corner case exits, where result is undefined. If MAX_INT (0x80000000) is divided with -1 (0xffffff) the overflow occurs, which is not handled by the processor.





```
if bw.divi then I = EXTS24(p)
rD[31:0] <- rA[31:0] / I
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.44 b.divu

Divide Unsigned

Format:

b.divu rD,rA,rB

Description:

The content of general-purpose register rA is divided by the content of general-purpose register rB. The result is then placed into general-purpose register rD. Both operands are treated as unsigned integers. The carry flag is set when the divisor is zero (if carry SR[CY] is implemented).

bn.divu rD,rA,rB

| 23 | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|-----|--------|--|----|----|----|-----|---|----|----|---|-------------|----|---|---|---|-----|----|---|---|-----|---|
| | 011 | 011001 | | | | DI | DDE | D | | | A | 4 AA | ιA | | | В | 3BE | BB | | | 101 | |

Effect:

rD[31:0] <- rA[31:0] / rB[31:0] SR[OV] <- overflow</pre> SR[CY] <- carry</pre>

b.divui 3.45


Divide Unsigned with Immediate


Format:

b.divui rD,rA,I

Description:

The content of general-purpose register rA is divided by the immediate value. The result is then placed into general-purpose register rD. Both operands are treated as unsigned integers. The carry flag is set when the divisor is zero (if carry SR[CY] is implemented).





```
if bw.divui then I = EXTZ(o)
rD[31:0] <- rA[31:0] / I
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.46 b.ei

Enable Interrupts

Format:

b.ei n/a

Description:

Enables interrupts by setting SR[IEE] and SR[TEE] to '1'.

equivalent to bt.mov r0,r1

| 15 | | | 10 | 9 | | | | 5 | 4 | | | | 0 |
|----|-----|-----|----|---|---|-----|---|---|---|---|-----|----|---|
| | 000 | 001 | | | 0 | 000 | 0 | | | 0 | 000 | 11 | |

Effect:

SR[IEE] <- 1

SR[TEE] <- 1

3.47 b.entri


Function Prologue Instruction


Format:

b.entri I,J

Description:

The stack pointer register r1 is decremented by 4*(I+J). The contents of I consecutive general-purpose registers, beginning with r9, are stored to the stack.





```
if bn.entri then I = EXTZ(F)
if bn.entri then J = EXTZ(N)
for (i=0; i<I; i++) {
EA < -4i + r1[31:0]
(EA)[31:0] \leftarrow r(9+i)[31:0]
}
r1[31:0] <- r1[31:0] - 4I - 4J
```

3.48 b.extbs

Extend Byte with Sign

Format:

b.extbs rD,rA

Description:

The low-order 8 bits of general-purpose register rA are sign extended to 32 bits and placed into the generalpurpose register rD.

bn.extbs rD,rA

| 23 | | | | | 16 | 15 | 14 | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|---|-----|-----|---|----|----|----|----|----|---|-------------|----|---|---|----|-----|----|---|---|-----|---|
| | 0 | 011 | 111 | 0 | | - | - | 0 | | A | 4 AA | ιA | | | DI | DDE | DD | | | 001 | |

Effect:

rD[31:8] <- {rA[7]} rD[7:0] <- rA[7:0]

3.49 b.extbz

Extend Byte with Zero

Format:

b.extbz rD,rA

Description:

The low-order 8 bits of general-purpose register rA are zero extended to 32 bits and placed into the generalpurpose register rD.

bn.extbz rD,rA

| 23 | | | | | 16 | 15 | 14 | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|---|-----|-----|---|----|----|----|----|----|---|-------------|----|---|---|----|-----|---|---|---|-----|---|
| | 0 | 011 | 111 | 0 | | - | - | 0 | | A | 4 AA | ιA | | | DI | DDE | D | | | 000 | |

Effect:

rD[31:8] <- 0 rD[7:0] <- rA[7:0]

3.50 b.exths

Extend Half Word with Sign

Format:

b.exths rD,rA

Description:

The low-order 16 bits of general-purpose register rA are sign extended to 32 bits and placed into the generalpurpose register rD.

bn.exths rD,rA

| 23 | | | | | 16 | 15 | 14 | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|---|-----|-----|---|----|----|----|----|----|---|-------------|----|---|---|----|-----|----|---|---|-----|---|
| | 0 | 011 | 111 | 0 | | - | - | 0 | | A | 4 AA | ιA | | | DI | DDE | DD | | | 011 | |

Effect:

rD[31:16] <- {rA[15]} rD[15:0] <- rA[15:0]

3.51 b.exthz

Extend Half Word with Zero

Format:

b.exthz rD,rA

Description:

The low-order 16 bits of general-purpose register rA are zero extended to 32 bits and placed into the generalpurpose register rD.

bn.exthz rD,rA

| 23 | | | | | 16 | 15 | 14 | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|---|-----|-----|---|----|----|----|----|----|---|-------------|----|---|---|----|-----|----|---|---|-----|---|
| | 0 | 011 | 111 | 0 | | - | - | 0 | | A | 4 AA | ιA | | | DI | DDE | DD | | | 010 | |

Effect:

rD[31:16] <- {0} rD[15:0] <- rA[15:0]

3.52 b.ff1

Find First 1

Format:

b.ff1 rD,rA

Description:

Position of the first set bit in general-purpose register rA is written into general-purpose register rD. The LSB is regarded as bit 0. If no bit is set, zero value is written into rD.

bn.ff1 rD,rA

| 23 | | | | | 16 | 15 | 14 | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|---|-----|-----|---|----|----|----|----|----|---|-------------|----|---|---|----|-----|----|---|---|-----|---|
| | 0 | 011 | 111 | 0 | | - | - | 0 | | A | 4 AA | ιA | | | DI | DDE | DD | | | 100 | |

Effect:

rD[31:0] <- rA[0] ? 1 : rA[1] ? 2 ... rA[31] ? 32 : 0

3.53 b.flb

Find Leading Byte

Format:

b.flb rD,rA,rB

Description:

The contents of general-purpose registers rA and rB are compared to find the position of first equal leading byte. The result is then written into general-purpose register rD. Checking for equal bytes starts with MSB (possition of byte 3/32bit 7/64bit). If equal bytes are found in MSB, 3 is written into rD and if equal bytes are found in LSB (possition of byte 0), 0 is written into rD. If there is no equal leading bytes, -1 is written in rD.

bn.flb rD,rA,rB

| 23 | | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | 3 | | | 3 | 2 | | 0 |
|--------|--|--|--|--|----|-------|--|--|--|-------|----|--|--|--|-------|---|---|--|--|-----|---|--|---|
| 011010 | | | | | | DDDDD | | | | AAAAA | | | | | BBBBB | | | | | 001 | | | |

 $6 \dots (rA[7:0] == rB[7:0]) ? 0 : -1$

```
32-bit Processor:
rD[31:0] < - (rA[31:24] == rB[31:24]) ? 3 : (rA[23:16] == rB[23:16]) ?
2 \dots (rA[7:0] == rB[7:0]) ? 0 : -1
64-bit Processor:
rD[63:0] < - (rA[63:56] == rB[63:56]) ? 7 : (rA[55:48] == rB[55:48]) ?
```

3.54 b.j

Jump


Format:

b.j I


Description:

The immediate value I is added to the address of the jump instruction. The result is the effective address of the jump. The CPU unconditionally continues execution at the computed effective address of the jump.







bn.j Z



bg.j t



bw.jz



```
if bt.j then I = EXTS10(T)
if bn.j then I = EXTS16(Z)
if bg.j then I = EXTS24(t)
if bw.j then I = EXTS32(z)
PC <- I + JumpInsnAddr
```

3.55 b.ja

Jump Absolute


Format:

b.ja I

Description:

The CPU unconditionally continues execution at the effective address specified by the immediate I.





```
if bw.ja then I = EXTS32(g)
PC <- I
```

3.56 b.jal

Jump and Link


Format:

b.jal I


Description:

The immediate value I is added to the address of the jump instruction. The result is the effective address of the jump. The CPU unconditionally continues execution at the computed effective address of the jump. The address of the instruction after the jump is placed in the link register.






bg.jal t



bw.jal z



```
if bn.jal then I = EXTS18(s)
if bg.jal then I = EXTS24(t)
if bw.jal then I = EXTS32(z)
PC <- I + JumpInsnAddr
LR <- JumpInsnAddr + JumpInsnLen
```

b.jalr 3.57

Jump and Link Register


Format:

b.jalr rA

Description:

The content of general-purpose register rA is the effective address of the jump. The CPU unconditionally continues execution at the computed effective address of the jump. The address of the instruction after the jump is placed in the link register.





Effect:

PC <- rA

LR <- JumpInsnAddr + JumpInsnLen

3.58 b.jma

Jump Memory Absolute


Format:

b.jma rD,I

Description:

The immediate value I is added with the program counter. The result is a pointer to the stored effective address and it is stored into rD. CPU then unconditionally continues execution at the loaded effective address.





```
if bw.jma then I = EXTS32(z)
rD[31:0] <- PC + I
EA <- (PC + I)
PC <- (EA)[31:0]
```

b.jmal 3.59


Jump Memory And Link


Format:

b.jmal rD,I

Description:

The immediate value I is added with the program counter. The result is a pointer to the stored effective address and it is stored into rD. CPU then unconditionally continues execution at the loaded effective address. The address of the instruction after the jump is placed in the link register.





```
if bw.jmal then I = EXTS32(z)
rD[31:0] <- PC + I
EA \leftarrow (PC + I)
PC <- (EA)[31:0]
LR <- JumpInsnAddr + JumpInsnLen
```

3.60 b.jr

Jump Register


Format:

b.jr rA

Description:

The content of general-purpose register rA is the effective address of the jump. The CPU unconditionally continues execution at the computed effective address of the jump.

bn.jr rA



Effect:

PC <- rA

3.61 b.lbz


Load Byte and Extend with Zero


Format:

b.lbz rD,I(rA)


Description:


The immediate value I is shifted left $[N \le 0, Y \le 0, h \le 0]$ bits, sign-extended [Y, h] or zero-extended [N] to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The byte in memory addressed by EA is loaded into the low-order eight bits of generalpurpose register rD. High-order bits of general-purpose register rD are replaced with zeros.






bg.lbz rD,Y(rA)







```
if bn.lbz then I = EXTZ(N)
if bg.lbz then I = EXTS16(Y)
if bw.lbz then I = EXTS32(h)
EA <- I + rA[31:0]
rD[7:0] <- (EA)[7:0]
rD[31:8] <- 0
```

3.62 b.ld

Load Double Word


Format:

b.ld rD,I(rA)


Description:

The immediate value I is shifted left $[J \le 3, V \le 3, v \le 3]$ bits, sign-extended [V, v] or zero-extended [J] to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The double word in memory addressed by EA is loaded into general-purpose register rD.


bn.ld rD,J(rA)



bg.ld rD,V(rA)



bw.ld rD,v(rA)



```
if bn.ld then I = EXTZ(J << 3)
if bg.ld then I = EXTS16(V << 3)
if bw.ld then I = EXTS32(v \ll 3)
EA <- I + rA[63:0]
rD[63:0] <- (EA)[63:0]
```

3.63 b.lhz


Load Half Word and Extend with Zero


Format:

b.lhz rD,I(rA)


Description:


The immediate value I is shifted left [M << 1, X << 1, i << 1] bits, sign-extended [X, i] or zero-extended [M] to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The half word in memory addressed by EA is loaded into the low-order 16 bits of generalpurpose register rD. High-order bits of general-purpose register rD are replaced with zeros.






bg.lhz rD,X(rA)







```
if bn.lhz then I = EXTZ(M << 1)</pre>
if bq.lhz then I = EXTS16(X << 1)
if bw.lhz then I = EXTS32(i << 1)</pre>
EA <- I + rA[31:0]
rD[15:0] <- (EA)[15:0]
rD[31:16] <- 0
```

3.64 b.lma

Load Memory Absolute


Format:

b.lma rD,I

Description:

The immediate value I is added with the program counter. The result is a pointer to the stored effective address. The single word in memory addressed by the stored EA is loaded into the low-order 32 bits of general-purpose register rD. In 64-bit implementations the high-order bits of general-purpose register rD are replaced with zeros.





```
if bw.lma then I = EXTS32(z)
T \leftarrow (PC + I)
EA <- (T)[31:0]
rD <- (EA)[31:0]
```

3.65 b.lws


Load Single Word and Extend with Sign


Format:

b.lws rD,I(rA)


Description:

The immediate value I is shifted left $[K \le 2, W \le 2, w \le 2]$ bits, sign-extended [W, w] or zero-extended [K]to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The single word in memory addressed by EA is loaded into the low-order 32 bits of generalpurpose register rD. In 64-bit implementations the high-order bits of general-purpose register rD are replaced with bit 31 of the loaded value.






bg.lws rD,W(rA)



bw.lws rD,w(rA)



```
if bn.lws then I = EXTZ(K << 2)
if bg.lws then I = EXTS16(W << 2)
if bw.lws then I = EXTS32(w << 2)
EA <- I + rA[31:0]
rD[31:0] <- (EA)[31:0]
```

3.66 b.lwz


Load Single Word and Extend with Zero


Format:

b.lwz rD,I(rA)


Description:

The immediate value I is shifted left $[K \le 2, W \le 2, w \le 2]$ bits, sign-extended [W, w] or zero-extended [K]to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The single word in memory addressed by EA is loaded into the low-order 32 bits of generalpurpose register rD. In 64-bit implementations the high-order bits of general-purpose register rD are replaced with zeros.






bg.lwz rD,W(rA)



bw.lwz rD,w(rA)



```
if bn.lwz then I = EXTZ(K << 2)
if bg.lwz then I = EXTS16(W << 2)
if bw.lwz then I = EXTS32(w \ll 2)
EA <- I + rA[31:0]
rD[31:0] <- (EA)[31:0]
```

3.67 b.mac

Multiply Signed and Accumulate


Format:

b.mac rA,rB

Description:

The content of general-purpose register rA and rB are multiplied, and then added to the special-purpose registers MACHI and MACLO, which together form a single 64-bit register MAC. UR[MACOVH] is set when the 64 bit results overflow and UR[MACOVL] is set when the results underflow. The flags are sticky. All operands are treated as signed integers.





```
mac[63:32] <- MACHI[31:0]
mac[31:0] <- MACLO[31:0]
temp[63:0] <- rA[31:0] * rB[31:0]
mac[63:0] \leftarrow temp[63:0] + mac[63:0]
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]
if (temp + mac >= INT_MAX)
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]
UR[MACOVH] <- 0x0000001
else if (temp + mac =< INT_MIN)</pre>
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]
```

```
UR[MACOVL] <- 0x0000001
else
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]
UR[MACCY] <- carry</pre>
```

3.68 b.macs

Multiply and Accumulate Saturated


Format:

b.macs rA,rB

Description:

The content of general-purpose register rA and rB are multiplied, and then added to the special-purpose registers MACHI and MACLO, which together form a single 64-bit register MAC. When the addition overflows MAC is clamped to the most positive number INT_MAX (0x7ffffffffffff). When the result underflows MAC is clamped to the most negative number INT MIN (0x800000000000000). UR[MACOVH] is set when the 64 bit results overflow and UR[MACOVL] is set when the results underflow. The flags are sticky. All operands are treated as signed integers.





```
mac[63:32] <- MACHI[31:0]
mac[31:0] <- MACLO[31:0]
temp[63:0] <- rA[31:0] * rB[31:0]
mac[63:0] \leftarrow temp[63:0] + mac[63:0]
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]
if (temp + mac >= INT_MAX)
MACHI[31:0] <- 0x7ffffffff
MACLO[31:0] <- 0xffffffff
UR[MACOVH] <- 0x0000001
else if (temp + mac =< INT_MIN)</pre>
MACHI[31:0] <- 0x80000000
```

```
MACLO[31:0] <- 0x00000000
mac[63:0] <- 0x80000000000000000
UR[MACOVL] <- 0x0000001
else
MACHI[31:0] <- mac[63:32]
MACLO[31:0] <- mac[31:0]
UR[MACCY] <- carry</pre>
```

3.69 b.mfspr


Move From Special-Purpose Register


Format:

b.mfspr rD,rA,I

Description:

The content of the special-purpose register, denoted by contents of general-purpose register rA logically ORed with immediate value I, is moved into general-purpose register rD.





```
if bw.mfspr then I = EXTZ(o)
rD[31:0] <- spr(rA OR I)
```

3.70 b.mlwz


Multi Load Single Word and Extend with Zero

Format:

b.mlwz rD,I(rA),J

Description:

The immediate value I is shifted left [K << 2] bits, zero-extended [K] to program counter width. The immediate value I is added to the content of general-purpose register rA. The sum represents an effective address. The single word in memory addressed by EA is loaded into the low-order 32 bits of general-purpose register rD. In 64-bit implementations the high-order bits of general-purpose register rD are replaced with zeros. The instruction loads C consecutive single words into C consecutive registers starting with rD. All the actions are repeated for C consecutive single words.



```
if bn.mlwz then I = EXTZ(K << 2)
if bn.mlwz then J = EXTZ(C)
N={2,3,4,8}
for (i=0; i<N[C]; i++) {
EA <- I + 4i + rA[31:0]
r(D+i)[31:0] \leftarrow (EA)[31:0]
}
```

3.71 b.mod

Modulo Signed

Format:

b.mod rD,rA,rB

Description:

The content of general-purpose register rA and rB are calculated with modulo operation. The result is than placed into general-purpose register rD. Both operands are treated as signed integers.

bn.mod rD,rA,rB

| 23 | | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|--------|--|--|--|----|----|----|-----|----|----|----|---|--------------|----|---|---|----|-----|----|---|---|-----|---|
| | 011010 | | | | | | DI | DDE | DD | | | A | 4 A.A | ιA | | | BI | 3BE | BB | | | 100 | |

Effect:

rD <- rA[31:0] mod rB[31:0]

3.72 b.modu

Modulo Unsigned

Format:

b.modu rD,rA,rB

Description:

The content of general-purpose register rA and rB are calculated with modulo operation. The result is than placed into general-purpose register rD. Both operands are treated as unsigned integers.

bn.modu rD,rA,rB



Effect:

rD <- rA[31:0] mod rB[31:0]

3.73 b.mov

Move Signed


Format:

b.mov rD,rA

Description:

The content of general purpose register rA is copied to general-purpose register rD.

bt.mov rD,rA



Effect:

rD[31:0] <- rA[31:0]

b.movhi 3.74

Move Immediate High


Format:

b.movhi rA,I

Description:

The immediate value I is shifted left by 16 bits, and placed into general-purpose register rA.

equivalent to bw.addi rD,rA,g



Effect:

rA[31:0] <- I << 16

3.75 b.movi

Move Immediate Signed


Format:

b.movi rD,I

Description:

Th immediate value I is copied to general-purpose register rD.

bt.movi rD,G



```
if bt.movi then I = EXTS4(G)
rD[31:0] <- I
```

3.76 b.msw


Multi Store Single Word and Extend with Zero

Format:

b.msw I(rA),rB,J

Description:

The immediate value I is shifted left [K << 2] bits, zero-extended[K] to program counter width. The immediate value I is added to the content of general-purpose register rA. The sum represents an effective address. The low-order 32 bits of general-purpose register rB are stored to memory location addressed by EA. The instruction stores C consecutive single words from C consecutive registers starting with rB. All the actions are repeated for C consecutive single words while the value K is.



```
if bn.msw then I = EXTZ(K << 2)
if bn.msw then J = EXTZ(C)
N=\{2,3,4,8\}
for (i=0; i<N[C]; i++) {
EA < -I + 4i + rA[31:0]
(EA)[31:0] \leftarrow r(I+i)[31:0]
}
```

b.mtspr 3.77


Move To Special-Purpose Register

Format:

b.mtspr rA,rB,I

Description:

The content of general-purpose register rB is moved into the special-purpose register denoted by contents of general-purpose register rA logically ORed with the immediate value I.





```
if bw.mtspr then I = EXTZ(o)
spr(rA OR I) <- rB[31:0]
```

3.78 b.mul

Multiply Signed

Format:

b.mul rD,rA,rB

Description:

The content of general-purpose register rA and rB are multiplied to form the result, which is then truncated to destination register width and placed into general-purpose register rD. Both operands are treated as signed integers.

bn.mul rD,rA,rB

| 23 | | 1 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|--------|---|--|--|----|----|-----|----|--|----|----|-------------|----|--|---|----|-----|----|--|---|-----|--|---|
| | 011001 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | ВІ | BBE | BB | | | 011 | | |

Effect:

rD[31:0] <- rA[31:0] * rB[31:0] SR[OV] <- overflow</pre> SR[CY] <- carry</pre>

b.mulh 3.79

Multiply High Signed

Format:

b.mulh rD,rA,rB

Description:

The content of general-purpose register rA and rB are multiplied to form the 64-bit result. The upper 32 bits of the result are then taken and placed into general-purpose register rD. Both operands are treated as signed integers.

bn.mulh rD,rA,rB

| | | | | | | | | | | | | | | | | | | | | | | | • |
|----|--------|--|----|----|--|----|-----|----|----|--|---|-------------|----|---|--|---|-----|----|---|--|-----|--|---|
| 23 | 1 | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 | | |
| | 011010 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | В | BBE | BB | | | 011 | | |

```
r64[63:0] <- rA[31:0] * rB[31:0]
rD <- r64[63:32]
```

b.muli 3.80


Multiply Immediate Signed


Format:

b.muli rD,rA,I

Description:

The immediate value I and the content of general-purpose register rA are multiplied to form the result, which is then truncated to destination register width and placed into general-purpose register rD.





```
if bw.muli then I = EXTS24(p)
rD[31:0] <- rA[31:0] * I
SR[OV] <- overflow</pre>
SR[CY] <- carry</pre>
```

3.81 b.nand

Nand

Format:

b.nand rD,rA,rB

Description:

The content of general-purpose register rA is bit-wise NANDed with the content of general-purpose register rB. The result is then placed into general-purpose register rD.

bn.nand rD,rA,rB

| 23 |) | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 | |
|----|--------|--|--|----|----|----|-----|----|----|----|---|-------------|----|---|---|----|-----|----|---|---|-----|---|--|
| | 011000 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | BI | 3BE | вВ | | | 011 | | |

Effect:

rD[31:0] <- rA[31:0] NAND rB[31:0]

3.82 b.nop

No Operation

Format:

b.nop I

Description:

This is non operational instruction that it takes at least one clock cycle to complete. The immediate value I can be used for simulation purposes.

equivalent to bt.addi r0,G

| 15 | | | | 10 | 9 | | | | 5 | 4 | 3 | | | 0 |
|----|-----|-----|---|----|---|---|-----|---|---|---|---|----|----|---|
| | 000 | 000 |) | | | 0 | 000 | 0 | | 1 | | GG | GG | |

Effect:

n/a

3.83 b.not

Not

Format:

b.not rD,rA

Description:

The negated value of general-purpose register rA is placed into general-purpose register rD.

equivalent to bn.nand rD,rA,rB

| | | | | • | • | | | | | | | | | | | | | | | | • | • | |
|----|--------|--|--|---|----|----|-----|----|--|----|----|-------------|----|--|---|----|-----|---|--|---|-----|---|---|
| 23 | | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
| | 011000 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | BE | 3BE | в | | | 011 | | |

Effect:

rD[31:0] <- NOT rA[31:0]

3.84 b.or

Or

Format:

b.or rD,rA,rB

Description:

The content of general-purpose register rA is bit-wise ORed with the content of general-purpose register rB. The result is then placed into general-purpose register rD.

bn.or rD,rA,rB

| 23 | | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|--------|--|--|--|----|----|-----|----|--|----|----|-------------|----|--|---|----|-----|----|--|---|-----|--|---|
| | 011000 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | BI | 3BE | BB | | | 001 | | |

Effect:

rD[31:0] <- rA[31:0] OR rB[31:0]

3.85 b.ori


Or with Immediate


Format:

b.ori rD,rA,I


Description:

The immediate value I is shifted left [N << 0, h << 0] bits, sign-extended[h] or zero-extended[N] to program counter width. Then it is bit-wise ORed with the content of general-purpose register rA. The result is then placed into general-purpose register rD.





bw.ori rD,rA,h



```
if bn.ori then I = EXTZ(N)
if bw.ori then I = EXTS32(h)
rD[31:0] <- rA[31:0] OR I
```

3.86 b.reti

Function Epilogue Instruction


Format:

b.reti I,J

Description:

The contents of I consecutive general-purpose registers, beginning with r9, are restored from the stack. The stack pointer register r1 is incremented by 4*(I+J).





```
if bn.reti then I = EXTZ(F)
if bn.reti then J = EXTZ(N)
for (i=0; i<I; i++) {
EA \leftarrow 4(I-i-1+J) + r1[31:0]
r(9+i)[31:0] \leftarrow (EA)[31:0]
}
r1[31:0] <- r1[31:0] + 4I + 4J
PC <- r9
```

3.87 b.return

Return


Format:

b.return n/a

Description:

The CPU unconditionally continues execution at the address pointed to by the link register. The effect is identical to instruction bn.jr r9, however it is better to use instruction b.return, so no software change will be needed if a special purpouse link register is added in the future (binary backwards compatibility).

bn.return



Effect:

PC <- LR

3.88 b.rfe

Return From Exception

Format:

b.rfe n/a

Description:

Execution of this instruction partially restores the state of the processor prior to the exception.

equivalent to bt.mov r0,r0

| 15 | | | 10 | 9 | | | | 5 | 4 | | | | 0 |
|----|-----|-----|----|---|---|-----|---|---|---|---|-----|---|---|
| | 000 | 001 | | | 0 | 000 | 0 | | | 0 | 000 | 0 | |

Effect:

PC <- EPCR

SR <- ESR

3.89 b.ror


Rotate Right

Format:

b.ror rD,rA,rB

Description:

The content of general-purpose register rA is rotated right by the number of bit positions specified in the general-purpose register rB. The result is then placed into general-purpose register rD. In 32 bit implementations 6th bit (bit 5) of rB is ignored.



| | | | • | • | | | | | | | | | | | | | | | | | | | |
|----|--------|--|---|---|----|----|-----|---|--|----|----|-------------|----|--|---|----|-----|----|--|---|-----|--|---|
| 23 | | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
| | 011001 | | | | | DI | DDE | D | | | A | 4 AA | ιA | | | BI | 3BE | BB | | | 001 | | |

Effect:

rD[31-rB[4:0]:0] <- rA[31:rB] rD[31:32-rB[4:0]] <- rA[rB[4:0]-1:0]

3.90 b.rori

Rotate Right with Immediate

Format:

b.rori rD,rA,I

Description:

The content of general-purpose register rA is rotated right by the number of bit positions specified in the 6 bit immediate value I. The result is then placed into general-purpose register rD. In 32 bit implementations 6th bit (bit 5) of immediate is ignored.



| | | | | | | | | | | | | | | | | | | | | | | | • |
|----|--------|--|----|----|--|----|-----|----|----|--|---|-------------|----|---|--|---|----|---|---|-----|---|---|---|
| 23 | 1 | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | 1 | 0 | | |
| | 011011 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | Н | ΉΗ | Η | | - 1 | 1 | 1 | |

```
if bn.rori then I = EXTZ(H)
rD[31-H:0] <- rA[31:H]
rD[31:32-H] <- rA[H-1:0]
```

3.91 b.rtnei


Function Epilogue Instruction


Format:

b.rtnei I,J

Description:

The contents of I consecutive general-purpose registers, beginning with r9, are restored from the stack. The stack pointer register r1 is incremented by 4*(I+J).





```
if bn.rtnei then I = EXTZ(F)
if bn.rtnei then J = EXTZ(N)
for (i=0; i<I; i++) {
EA \leftarrow 4(I-i-1+J) + r1[31:0]
r(9+i)[31:0] \leftarrow (EA)[31:0]
}
r1[31:0] <- r1[31:0] + 4I + 4J
```

3.92 b.sb


Store Byte


Format:

b.sb I(rA),rB


Description:


The immediate value I is shifted left $[N \le 0, Y \le 0, h \le 0]$ bits, sign-extended [Y, h] or zero-extended [N] to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The low-order 8 bits of general-purpose register rB are stored to memory location addressed by EA.





bg.sb Y(rA),rB







```
if bn.sb then I = EXTZ(N)
if bg.sb then I = EXTS16(Y)
if bw.sb then I = EXTS32(h)
EA <- I + rA[31:0]
(EA)[7:0] \leftarrow rB[7:0]
```

3.93 b.sd


Store Double Word


Format:

b.sd I(rA),rB


Description:


The immediate value I is shifted left $[J \le 3, V \le 3, v \le 3]$ bits, sign-extended [V, v] or zero-extended [J] to program counter width. Then it is sign-extended and added to the content of general-purpose register rA. The sum represents an effective address. The double word in general-purpose register rB is stored to memory location addressed by EA.





bg.sd V(rA),rB







```
if bn.sd then I = EXTZ(J \ll 3)
if bg.sd then I = EXTS16(V << 3)
if bw.sd then I = EXTS32(v \ll 3)
EA <- I + rA[63:0]
(EA)[63:0] \leftarrow rB[63:0]
```

b.sfeq 3.94

Set Flag if Equal


Format:

b.sfeq rA,rB

Description:

The contents of general-purpose registers rA and rB are compared. If the contents are equal, the compare flag f is set; otherwise the compare flag is cleared.

bn.sfeq rA,rB



Effect:

SR[F] <- rA[31:0] == rB[31:0]

3.95 b.sfeqi


Set Flag if Equal Immediate


Format:

b.sfeqi rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared. If the two values are equal, the compare flag f is set; otherwise the compare flag is cleared.





bw.sfeqi rA,g



```
if bn.sfeqi then I = EXTS8(O)
if bw.sfeqi then I = EXTS32(g)
SR[F] <- rA[31:0] == I
```

3.96 b.sfges

Set Flag if Greater or Equal Than Signed


Format:

b.sfges rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as signed integers. If the content of the first register is greater than or equal to the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.





Effect:

SR[F] <- rA[31:0] >= rB[31:0]

3.97 b.sfgesi

Set Flag if Greater or Equal Than Immediate Signed


Format:

b.sfgesi rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as signed integers. If the content of the register is greater than or equal to the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sfgesi rA,g



```
if bn.sfgesi then I = EXTS8(O)
if bw.sfgesi then I = EXTS32(g)
SR[F] <- rA[31:0] >= I
```

3.98 b.sfgeu


Set Flag if Greater or Equal Than Unsigned


Format:

b.sfgeu rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as unsigned integers. If the content of the first register is greater than or equal to the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.





Effect:

SR[F] <- rA[31:0] >= rB[31:0]

3.99 b.sfgeui

Set Flag if Greater or Equal Than Immediate Unsigned


Format:

b.sfgeui rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as unsigned integers. If the content of the register is greater than or equal to the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sfgeui rA,g



```
if bn.sfgeui then I = EXTS8(O)
if bw.sfgeui then I = EXTS32(g)
SR[F] <- rA[31:0] >= I
```

3.100 b.sfgts

Set Flag if Greater Than Signed


Format:

b.sfgts rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as signed integers. If the content of the first register is greater than the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.





Effect:

 $SR[F] \leftarrow rA[31:0] > rB[31:0]$

3.101 b.sfgtsi

Set Flag if Greater Than Immediate Signed


Format:

b.sfgtsi rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as signed integers. If the content of the register is greater than the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sfgtsi rA,g



```
if bn.sfgtsi then I = EXTS8(O)
if bw.sfgtsi then I = EXTS32(g)
SR[F] <- rA[31:0] > I
```

3.102 b.sfgtu

Set Flag if Greater Than Unsigned

Format:

b.sfgtu rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as unsigned integers. If the content of the first register is greater than the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.





Effect:

 $SR[F] \leftarrow rA[31:0] > rB[31:0]$

3.103 b.sfgtui

Set Flag if Greater Than Immediate Unsigned


Format:

b.sfgtui rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as unsigned integers. If the content of the register is greater than the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sfgtui rA,g



```
if bn.sfgtui then I = EXTS8(0)
if bw.sfgtui then I = EXTS32(g)
SR[F] <- rA[31:0] > I
```

3.104 b.sfles


Set Flag if Less or Equal Than Signed


Format:

b.sfles rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as signed integers. If the content of the first register is less than or equal to the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.





Effect:

SR[F] <- rA[31:0] <= rB[31:0]

3.105 b.sflesi

Set Flag if Less or Equal Than Immediate Signed


Format:

b.sflesi rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as signed integers. If the content of the register is less than or equal to the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sflesi rA,g



```
if bn.sflesi then I = EXTS8(O)
if bw.sflesi then I = EXTS32(g)
SR[F] <- rA[31:0] <= I
```

b.sfleu 3.106


Set Flag if Less or Equal Than Unsigned


Format:

b.sfleu rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as unsigned integers. If the content of the first register is less than or equal to the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.





Effect:

SR[F] <- rA[31:0] <= rB[31:0]

3.107 b.sfleui

Set Flag if Less or Equal Than Immediate Unsigned


Format:

b.sfleui rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as unsigned integers. If the content of the register is less than or equal to the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sfleui rA,g



```
if bn.sfleui then I = EXTS8(O)
if bw.sfleui then I = EXTS32(g)
SR[F] <- rA[31:0] <= I
```

b.sflts 3.108

Set Flag if Less Than Signed


Format:

b.sflts rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as signed integers. If the content of the first register is less than the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.

equivalent to bn.sfgts rA,rB



Effect:

SR[F] <- rA[31:0] < rB[31:0]

3.109 b.sfltsi

Set Flag if Less Than Immediate Signed


Format:

b.sfltsi rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as signed integers. If the content of the register is less than the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sfltsi rA,g



```
if bn.sfltsi then I = EXTS8(O)
if bw.sfltsi then I = EXTS32(g)
SR[F] <- rA[31:0] < I
```

b.sfltu 3.110

Set Flag if Less Than Unsigned


Format:

b.sfltu rA,rB

Description:

The contents of general-purpose registers rA and rB are compared as unsigned integers. If the content of the first register is less than the content of the second register, the compare flag f is set; otherwise the compare flag is cleared.

equivalent to bn.sfgtu rA,rB



Effect:

SR[F] <- rA[31:0] < rB[31:0]

3.111 b.sfltui


Set Flag if Less Than Immediate Unsigned


Format:

b.sfltui rA,I


Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared as unsigned integers. If the content of the register is less than the immediate value the compare flag f is set; otherwise the compare flag is cleared.





bw.sfltui rA,g



```
if bn.sfltui then I = EXTS8(O)
if bw.sfltui then I = EXTS32(g)
SR[F] <- rA[31:0] < I
```

3.112 b.sfne

Set Flag if Not Equal


Format:

b.sfne rA,rB

Description:

The contents of general-purpose registers rA and rB are compared. If the contents are not equal, the compare flag f is set; otherwise the compare flag is cleared.

bn.sfne rA,rB



Effect:

SR[F] <- rA[31:0] != rB[31:0]

3.113 b.sfnei

Set Flag if Not Equal Immediate


Format:

b.sfnei rA,I

Description:

The immediate value I is shifted left $[O \ll 0, g \ll 0]$ bits, sign-extended[O, g] to program counter width. The content of general-purpose register rA and the sign-extended immediate value are compared. If the two values are not equal, the compare flag f is set; otherwise the compare flag is cleared.





bw.sfnei rA,g



```
if bn.sfnei then I = EXTS8(O)
if bw.sfnei then I = EXTS32(g)
SR[F] <- rA[31:0] != I
```

3.114 b.sh


Store Half Word


Format:

b.sh I(rA),rB


Description:


The immediate value I is shifted left [M << 1, X << 1, i << 1] bits, sign-extended [X, i] or zero-extended [M] to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The low-order 16 bits of general-purpose register rB are stored to memory location addressed by EA.






bg.sh X(rA),rB







```
if bn.sh then I = EXTZ(M << 1)
if bg.sh then I = EXTS16(X << 1)
if bw.sh then I = EXTS32(i << 1)</pre>
EA <- I + rA[31:0]
(EA)[15:0] \leftarrow rB[15:0]
```

3.115 b.sll

Shift Left Logical

Format:

b.sll rD,rA,rB

Description:

The content of general-purpose register rA is shifted left by the number of bit positions specified in the generalpurpose register rB, inserting zeros into the low-order bits. The result is then placed into general-purpose register rD. In 32 bit implementations 6th bit (bit 5) of rB is ignored.

bn.sll rD,rA,rB

| 23 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 | | |
|----|--------|--|----|----|--|----|-----|----|----|--|---|-------------|----|---|--|---|-----|----|---|--|-----|--|--|
| | 011000 | | | | | DI | DDE | D | | | A | 4 AA | ιA | | | В | 3BE | BB | | | 110 | | |

Effect:

rD[31:rB[4:0]] <- rA[31-rB[4:0]:0] rD[rB[4:0]-1:0] <- 0

3.116 b.slli

Shift Left Logical with Immediate

Format:

b.slli rD,rA,I

Description:

The content of general-purpose register rA is shifted left by the number of bit positions specified by the 6 bit immediate value I, inserting zeros into the low-order bits. The result is then placed into general-purpose register rD. In 32 bit implementations 6th bit (bit 5) of immediate is ignored.



| | | • | | | | | | | | | | | | | | | | | | | |
|----|-----|-----|----|----|----|-----|----|----|----|---|-------------|----|---|---|---|----|----|---|---|---|---|
| 23 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | 1 | 0 |
| | 011 | 011 | | | DI | DDE | DD | | | A | 4 AA | ιA | | | Н | ΉН | ΉН | | - | 0 | 0 |

```
if bn.slli then I = EXTZ(H)
rD[31:H] <- rA[31-H:0]
rD[H-1:0] <- 0
```

3.117 b.sma

Store Memory Absolute

Format:

b.sma rB,I

Description:

The immediate value I is added with the program counter. The result is a pointer to the stored effective address. The low-order 32 bits of general-purpose register rB are stored to memory location addressed by the stored EA.





```
if bw.sma then I = EXTS32(z)
T \leftarrow (PC + I)
EA <- (T)[31:0]
(EA)[31:0] \leftarrow rB[31:0]
```

3.118 b.sra

Shift Right Arithmetic

Format:

b.sra rD,rA,rB

Description:

The content of general-purpose register rA is shifted right by the number of bit positions specified in the general-purpose register rB, sign-extending the high-order bits. The result is then placed into general-purpose register rD. In 32 bit implementations 6th bit (bit 5) of rB is ignored.

bn.sra rD,rA,rB

| 23 | 3 1 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 | |
|----|--------|--|--|----|----|--|----|-----|----|----|--|---|-------------|----|---|--|----|-----|---|---|--|-----|--|
| | 011001 | | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | ВІ | ВВЕ | в | | | 000 | |

```
rD[31-rB[4:0]:0] <- rA[31:rB[4:0] ]
rD[31:32-rB[4:0]] <- {rA[31]}
```

3.119 b.srai

Shift Right Arithmetic with Immediate

Format:

b.srai rD,rA,I

Description:

The content of general-purpose register rA is shifted right by the number of bit positions specified by the 6 bit immediate value I, sign-extending the high-order bits. The result is then placed into general-purpose register rD. In 32 bit implementations 6th bit (bit 5) of immediate is ignored.



| 23 | 18 | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | 1 | 0 | | |
|----|--------|--|----|----|--|----|-----|----|----|--|---|-------------|----|---|--|---|-----|---|---|-----|---|---|--|
| | 011011 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | Н | HH: | Ή | | - 1 | 1 | 0 | |

```
if bn.srai then I = EXTZ(H)
rD[31-H:0] <- rA[31:H]
rD[31:32-H] <- {rA[31]}
```

3.120 b.srl

Shift Right Logical

Format:

b.srl rD,rA,rB

Description:

The content of general-purpose register rA is shifted right by the number of bit positions specified in the general-purpose register rB, inserting zeros into the high-order bits. The result is then placed into generalpurpose register rD. In 32 bit implementations 6th bit (bit 5) of rB is ignored.

bn.srl rD,rA,rB

| 23 | | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|--------|--|--|--|----|----|-----|---|--|----|----|-------------|----|--|---|---|-----|----|--|---|-----|--|---|
| | 011000 | | | | | DI | DDE | D | | | A | 4 AA | ιA | | | В | 3BE | BB | | | 111 | | |

```
rD[31-rB[4:0]:0] <- rA[31:rB[4:0] ]
rD[31:32-rB[4:0]] <- 0
```

3.121 b.srli

Shift Right Logical with Immediate

Format:

b.srli rD,rA,I

Description:

The content of general-purpose register rA is shifted right by the number of bit positions as specified by the 6 bit immediate value I, inserting zeros into the high-order bits. The result is then placed into general-purpose register rD. In 32 bit implementations 6th bit (bit 5) of immediate is ignored.



| | | | | | | | | | | | | | | | | | | | | | | | • |
|----|--------|--|----|----|--|----|-----|----|----|--|---|-------------|----|---|--|---|-----|---|---|-----|---|---|---|
| 23 | 3 18 | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | 1 | 0 | | |
| | 011011 | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | Н | HH: | Ή | | - 1 | 0 | 1 | |

```
if bn.srli then I = EXTZ(H)
rD[31-H:0] <- rA[31:H]
rD[31:32-H] <- 0
```

3.122 b.sub

Subtract Signed

Format:

b.sub rD,rA,rB

Description:

The content of general-purpose register rB is subtracted from the content of general-purpose register rA to form the result, which is then placed into general-purpose register rD.

bn.sub rD,rA,rB

| 23 | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|-----|-----|---|----|----|----|-----|----|----|----|---|--------------|----|---|---|----|-----|----|---|---|-----|---|
| | 011 | 000 |) | | | DI | DDE | DD | | | A | 4 A.A | ιA | | | BI | 3BE | BB | | | 101 | |

3.123 b.subb

Subtract Signed with Borrow

Format:

b.subb rD,rA,rB

Description:

The sum of the content of general-purpose register rB and borrow bit SR[CY] is subtracted from the content of general-purpose register rA to form the result, which is then placed into general-purpose register rD.

bn.subb rD,rA,rB

| 23 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|-----|-----|----|----|----|-----|----|----|----|---|--------------|----|---|---|---|-----|----|---|---|-----|---|
| | 011 | 010 | | | DI | DDE | DD | | | A | 4 A.A | ιA | | | В | 3BE | BB | | | 000 | |

```
rD[31:0] <- rA[31:0] - (rB[31:0] + SR[CY])
SR[OV] <- overflow</pre>
SR[CY] <- borrow</pre>
```

3.124 b.subs


Substract Saturated


Format:

b.subs rD,rA,rB

Description:

The content of general-purpose registers rB is substracted from the content of general-purpose register rA. Result is stored into general-purpose register rD. If the result overflows it is clamped to the most positive number INT MAX (0x7fffffff). If the result underflows it is clamped to the most negative number INT MIN (0x8000000). The Overflow flag is sticky.





3.125 b.sw

Store Single Word


Format:

b.sw I(rA),rB


Description:

The immediate value I is shifted left $[K \ll 2, W \ll 2]$ bits, sign-extended [W, w] or zero-extended [K]to program counter width. Then it is added to the content of general-purpose register rA. The sum represents an effective address. The low-order 32 bits of general-purpose register rB are stored to memory location addressed by EA.


bn.sw K(rA),rB



bg.sw W(rA),rB



bw.sw w(rA),rB



```
if bn.sw then I = EXTZ(K << 2)
if bg.sw then I = EXTS16(W << 2)
if bw.sw then I = EXTS32(w << 2)
EA <- I + rA[31:0]
(EA)[31:0] \leftarrow rB[31:0]
```

3.126 b.swab

Swap Bytes

Format:

b.swab rD,rA

Description:

Bytes in general-purpose register rA are placed into general-purpose register rD in a reverse order.

bn.swab rD,rA

| | | • | • | | | | | | | | | | | | | | | | • | • | |
|----|---|-----|-----|---|----|----|----|----|----|---|-------------|----|---|---|----|-----|----|---|---|-----|---|
| 23 | | | | | 16 | 15 | 14 | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
| | 0 | 011 | 111 | 0 | | - | - | 0 | | A | 4 AA | ιA | | | DE | DDE | DD | | | 111 | |

```
rD[7:0]
<- rA[31:24]
rD[15:8]
<- rA[23:16]
rD[23:16] <- rA[15:8]
rD[31:24] <- rA[7:0]
```

3.127 b.sys

System Call


Format:

b.sys n/a

Description:

Execution of the system call instruction results in the system call exception. The system call exception is a request to the operating system to provide operating system services. The immediate value can be used to specify which system service is requested, alternatively a GPR defined by the ABI can be used to specify system service.





Effect:

system-call-exception()

3.128 b.trap


Trap

Format:

b.trap I

Description:

Execution of trap instruction results in the trap exception if specified bit in SR is set. Trap exception is a request to the operating system or to the debug facility to execute certain debug services. The immediate value is used to select which SR bit is tested by trap instruction.



| 15 | | | | 10 | 9 | | | | 5 | 4 | 3 | | | 0 |
|----|-----|-----|---|----|---|---|-----|---|---|---|---|----|----|---|
| | 000 | 000 |) | | | 0 | 000 | 0 | | 0 | | GG | GG | |

Effect:

if SR[I] = 1 then trap_exception()

3.129 b.xor

Exclusive Or

Format:

b.xor rD,rA,rB

Description:

The content of general-purpose register rA is bit-wise XORed with the content of general-purpose register rB. The result is then placed into general-purpose register rD.

bn.xor rD,rA,rB

| 23 | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|---|-----|-----|----|----|----|-----|----|----|----|---|--------------|----|---|---|---|-----|----|---|---|-----|---|
| | (| 011 | 000 | | | DI | DDE | DD | | | A | 4 A.A | ιA | | | В | 3BE | BB | | | 010 | |

Effect:

rD[31:0] <- rA[31:0] XOR rB[31:0]

3.130 b.xori


Exclusive Or with Immediate


Format:

b.xori rD,rA,I

Description:

Then immediate value I is bit-wise XORed with the content of general-purpose register rA. The result is then placed into general-purpose register rD.





```
if bw.xori then I = EXTS24(p)
rD[31:0] <- rA[31:0] XOR I
```

3.131 f.abs.s

Floating Point Absolute (Single Precision)


Format:

f.abs.s rD,rA

Description:

The absolute value of general-purpose register rA is placed into general-purpose register rD.

equivalent to bw.andi rD,rA,h



Effect:

rD[31:0] <- rA[31:0] AND 0x7fffffff

3.132 f.add.s

Floating Point Add (Single Precision)

Format:

f.add.s rD,rA,rB

Description:

The sum of the contents of general-purpose registers rA and rB is stored into general-purpose register rD. Both operands are treated as floating point values.

fn.add.s rD,rA,rB

| 23 | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 |
|----|-----|-----|----|----|----|-----|----|----|----|---|--------------|----|---|---|----|-----|----|---|---|-----|---|
| | 011 | 100 | | | DI | DDE | DD | | | A | 4 A.A | ιA | | | BE | 3BE | BB | | | 000 | |

```
rD[31:0] <- rA[31:0] + rB[31:0]
UR[FOV] <- flag overflow</pre>
UR[FUN] <- flag underflow</pre>
UR[FSN] <- flag signaling NaN</pre>
UR[FQN] <- flag quiet NaN</pre>
UR[FIX] <- flag inexact
UR[FIV] <- flag invalid</pre>
```

3.133 f.beq.s


Floating Point Branch If Equal (Single Precision)


Format:

f.beq.s rA,rB,I


Description:

Then immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as floating point values. If they are equal, the program branches to EA.





fw.beq.s rA,rB,u



```
if fg.beq.s then I = EXTS12(U)
if fw.beq.s then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] == rB[31:0]
```

3.134 f.bge.s


Floating Point Branch If Greater Or Equal Than (Single Precision)


Format:

f.bge.s rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as floating point values. If the content of the first register is greater or equal than the content of the second register, the program branches to EA.





fw.bge.s rA,rB,u



```
if fg.bge.s then I = EXTS12(U)
if fw.bge.s then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] >= rB[31:0]
```

3.135 f.bgt.s


Floating Point Branch If Greater Than (Single Precision)


Format:

f.bgt.s rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as floating point values. If the content of the first register is greater than the content of the second register, the program branches to EA.





fw.bgt.s rA,rB,u



```
if fg.bgt.s then I = EXTS12(U)
if fw.bgt.s then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] > rB[31:0]
```

3.136 f.ble.s


Floating Point Branch If Less Or Equal Than (Single Precision)


Format:

f.ble.s rA,rB,I

Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as floating point values. If the content of the first register is less or equal than the content of the second register, the program branches to EA.





equivalent to fw.bge.s rA,rB,u



```
if fg.bge.s then I = EXTS12(U)
if fw.bge.s then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] <= rB[31:0]
```

3.137 f.blt.s

Floating Point Branch If Less Than (Single Precision)


Format:

f.blt.s rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as floating point values. If the content of the first register is less than the content of the second register, the program branches to EA.





equivalent to fw.bgt.s rA,rB,u



```
if fg.bgt.s then I = EXTS12(U)
if fw.bgt.s then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] < rB[31:0]
```

3.138 f.bne.s


Floating Point Branch If Not Equal (Single Precision)


Format:

f.bne.s rA,rB,I


Description:

The immediate value I is added to the address of the branch instruction. The result is the effective address of the branch. The contents of general-purpose register rA and rB are compared as floating point values. If they are not equal, the program branches to EA.





fw.bne.s rA,rB,u



```
if fg.bne.s then I = EXTS12(U)
if fw.bne.s then I = EXTS28(u)
EA <- I + BranchInsnAddr
PC <- EA if rA[31:0] != rB[31:0]
```

3.139 f.div.s

Floating Point Divide (Single Precision)

Format:

f.div.s rD,rA,rB

Description:

The contents of general-purpose register rA and rB are divided to form the result, which is then placed into general-purpose register rD. Both operands are treated as floating point values.

fn.div.s rD,rA,rB

| 23 | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 | |
|--------|--|--|--|----|----|--|----|-----|----|----|--|---|--------------|----|---|--|---|-----|----|---|--|-----|--|
| 011100 | | | | | | | DI | DDE | DD | | | A | 4 A.A | ιA | | | В | 3BE | BB | | | 011 | |

```
rD[31:0] <- rA[31:0] / rB[31:0]
UR[FOV] <- flag overflow</pre>
UR[FUN] <- flag underflow</pre>
UR[FSN] <- flag signaling NaN</pre>
UR[FQN] <- flag quiet NaN</pre>
UR[FIX] <- flag inexact</pre>
UR[FIV] <- flag invalid</pre>
UR[FDZ] <- flag divide by zero
```

3.140 f.ftoi.s

Floating Point Float To Integer (Single Precision)

Format:

f.ftoi.s rD,rA

Description:

The contents of general-purpose register rA is treated as floating point value and is converted to signed integer, which is then placed into general-purpose register rD.

fn.ftoi.s rD,rA

| 23 | | | | | | | | 15 | 14 | 13 | 12 | | | | 8 | 3 7 3 | | | | | 2 | | 0 |
|----------|--|--|--|--|--|--|---|----|----|----|----|-------------|----|--|---|-------|-----|----|--|--|-----|--|---|
| 01111110 | | | | | | | - | - | 0 | | A | 4 AA | ιA | | | DI | DDE | DD | | | 000 | | |

```
rD[31:0] <- ftoi(rA[31:0])
UR[FOV] <- flag overflow</pre>
UR[FUN] <- flag underflow</pre>
UR[FSN] <- flag signaling NaN</pre>
UR[FQN] <- flag quiet NaN</pre>
UR[FIX] <- flag inexact
UR[FIV] <- flag invalid</pre>
```

3.141 f.itof.s

Floating Point Integer To Float (Single Precision)

Format:

f.itof.s rD,rA

Description:

The content of general-purpose register rA is treated as signed integer and is converted to floating point value, which is then placed into general-purpose register rD.

fn.itof.s rD,rA

| 23 | 1 | | | | | | | 15 | 14 | 13 | 12 | 8 | | | | 7 3 | | | | | 2 | | 0 |
|----|----------|--|--|--|--|--|--|----|----|----|----|---|-------------|----|--|-----|----|-----|----|--|---|-----|---|
| | 01111110 | | | | | | | | - | 0 | | A | 4 AA | ιA | | | DE | DDE | DD | | | 001 | |

```
rD[31:0] <- itof(rA[31:0])
UR[FOV] <- flag overflow</pre>
UR[FUN] <- flag underflow</pre>
UR[FSN] <- flag signaling NaN</pre>
UR[FQN] <- flag quiet NaN</pre>
UR[FIX] <- flag inexact
UR[FIV] <- flag invalid</pre>
```

3.142 f.mul.s

Floating Point Multiply (Single Precision)

Format:

f.mul.s rD,rA,rB

Description:

The content of general-purpose register rA and rB are multiplied to form the result, which is then placed into general-purpose register rD. Both operands are treated as floating point values.

fn.mul.s rD,rA,rB

| 23 | | | | 18 | 17 | | | | 13 | 12 | | | | 8 | 7 | | | | 3 | 2 | | 0 | |
|--------|--|--|--|----|----|--|----|-----|----|----|--|---|-------------|----|---|--|----|-----|----|---|--|-----|--|
| 011100 | | | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | BI | 3BE | BB | | | 010 | |

```
rD[31:0] <- rA[31:0] * rB[31:0]
UR[FOV] <- flag overflow</pre>
UR[FUN] <- flag underflow</pre>
UR[FSN] <- flag signaling NaN</pre>
UR[FQN] <- flag quiet NaN</pre>
UR[FIX] <- flag inexact
UR[FIV] <- flag invalid</pre>
```

3.143 f.sub.s

Floating Point Subtract (Single Precision)

Format:

f.sub.s rD,rA,rB

Description:

The content of general-purpose register rB is subtracted from the content of general-purpose register rA to form the result, which is then placed into general-purpose register rD. Both operands are treated as floating point values.

fn.sub.s rD,rA,rB

| 23 | | | 18 | 17 | 13 | | | | 12 8 | | | | | 7 | | | | 3 | 2 | | 0 | | |
|--------|--|--|----|----|----|----|-----|----|------|--|---|-------------|----|---|--|----|-----|----|---|--|-----|--|--|
| 011100 | | | | | | DI | DDE | DD | | | A | 4 AA | ιA | | | ВІ | 3BE | BB | | | 001 | | |

```
rD[31:0] <- rA[31:0] - rB[31:0]
UR[FOV] <- flag overflow</pre>
UR[FUN] <- flag underflow</pre>
UR[FSN] <- flag signaling NaN</pre>
UR[FQN] <- flag quiet NaN</pre>
UR[FIX] <- flag inexact</pre>
UR[FIV] <- flag invalid</pre>
```