# LAB 2 Design and Simulation of Sequential Logic Circuits - Synchronous Counters -

## 1. Purpose:

This lab will enable students gain practice in the conversion of functional requirements into logic circuits and their implementation using the Altera DE2-115 board.

The purpose of this lab is to introduce students to the design of sequential circuits based on Altera's Quartus development environment and their implementation and testing with an FPGA.

- Enter the design of synchronous counters using Quartus II graphics editor
- Assign the input-output pins and prepare the design for downloading and testing on the Altera DE2-115 board
- Test the counter:
  - Display the counter outputs as binary values on LEDs
  - Using an oscilloscope, trace and record the waveforms at various flip-flops.

#### 2. Requirements of the Lab:

The following results need to be submitted in your report.

- \* The log of what you did
- \* The screen shots of all schematics and all waveform diagrams
- \* Compilation, simulation and downloading messages (if any)
- \* Your test results

# 3. Equipment and Supplies:

- \* Quartus II (web edition)
- \* Altera DE2-115 board with
  - USB-Blaster cable
  - Power supply 12V/2A
- \*Probe
- \*Coaxial cable
- \*Wires
- \*Ribbon cable

#### 4. References:

- i. Chapter 1 and 2 of the Text book: Computer Systems Architecture, Morris Mano, 3rd Ed
- ii. *DE2-115 User Manual* posted in the *Documentation* section under the *Laboratories* tab of CEG2136 *Virtual Campus*.


#### 5. Logic Design of Counters

- **5.1.** For each of the following counters (a. and b.):
  - Draw the state diagram and derive the excitation table for all the flip-flops involved in the counter (the excitation table for counter **a.** is already given below),
  - Derive and simplify the Boolean expression of every flip-flop input using Karnaugh maps.

CEG 2136 Lab 2 Page 2of 12

#### a. 3 bit synchronous modulo 6 counter

The block diagram in Fig. 1.(a) has to observe the counting sequence given in Figure 1(b) This counter counts as long as its control input *count* is active high and activates the rollover *RO* output during the state before returning to 0. The circuit is to be implemented with JK flip flops which have active-low asynchronous *Reset* inputs (CLRN); the flip-flops' clock inputs (CLK) are connected all together to CCLK (counter clock).




In	Present State msb lsb			Next State msb lsb			Out	Synchronous Inputs					
count	$Q_2$	$Q_1$	$Q_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$	RO	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
0	X	X	X	$Q_2$	$Q_1$	$Q_0$	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0	0	X	0	X	1	X
1	0	0	1	0	1	0	0	0	X	1	X	x	1
1	0	1	0	0	1	1	0	0	X	x	0	1	X
1	0	1	1	1	0	0	0	1	X	X	1	X	1
1	1	0	0	1	0	1	0	x	0	0	X	1	X
1	1	0	1	0	0	0	1	x	1	0	X	x	1
1	1	1	0	X	X	X	X	x	X	X	X	x	X
1	1	1	1	X	X	X	X	X	X	X	X	X	X

Figure 1: (a) Block diagram and (b) State Diagram of a Modulo 6 counter

Table 1: The Excitation Table for the JK flip-flops Modulo 6 counter

b. <u>4-bit synchronous BCD counter</u>  $(BQ_3, BQ_2, BQ_1, BQ_0)$  observes the following counting sequence and it counts as long as its control input *count* is active high.

**5.2.** Devise a modulo 60 counter by cascading the two counter modules designed above at 5.1a and 5.1b as shown below



#### **PART I - Schematic capture and logic circuits simulation**

To capture your design in the Altera's development environment you can use Quartus' "New Project Wizard" or you can proceed manually with the following design flow.

The following steps refer to the *mod6* counter, but the procedure is scalable to the other two counters. For each circuit designed above (*modulo 6*, *BCD* and *mod 60*):

1. Draw the circuit diagrams using the graphics editor of Quartus in a schematic file and save the corresponding .bdf file.

CEG 2136 Lab 2 Page 3of 12

Use the counter's signal names suggested in the block diagram (Figure 1. a) when editing the names of the pins of your circuit. In the *Project Navigator* pane select the *Files* tab; right-click on your *schematic file* (.bdf) and select *Set* as *Top Level Entity* 

Also save the schematics as a **jpeg** file or print it for inclusion in your report.

 To assign EP4CE115F29C7 to your project go to Assignments in the main menu, select Device and in the window Settings chose Cyclone IV E for the Device Family and then from the list of Available Devices choose EP4CE115F29C7.

In the main menu select **Processing** → **Start compilation** or click on the toolbar icon ▶ or press Ctrl+L.

- 3. To visualize the input and output signals of your counter (clock, reset, flip-flops' outputs) you have to create a *University VWF* file where you will catch the time diagram of these signals.
- 4. To define the set of pins of your *test circuit*, while in the .vwf tab, do select in the main menu *Edit* >> *Insert* >> *Insert Node or Bus...* and click on *Node Finder*.
- 5. In the option *Filter* of the popped-up *Node Finder* window choose '*Pins: All'*, then click on the button *List* and move all *found nodes* (from the left list) to the right pane by clicking , then press OK to return to your .vwf files.
- 6. To set time characteristics of the simulation **clock** click on the clock signal (CCLK) to select it, then do Edit >> Value >> Clock and in the Clock window put a **Period** of 20 ns (a close approximation of the DE2-115 board clock)... and click OK. Make sure you assign logic 1 to Reset by Forcing High (1), to allow your counter operates under the CCLK control. At this point you can run a functional simulation. The binary representation of the counter's states can be displayed by  $grouping Q_2 Q_0$  in a bus.
- 7. To choose a grid of 20 ns do: *Edit* >> *Grid Size*, then put 20 ns for *Period*.

  Run your simulation (Processing → Start simulation or click on the toolbar icon

  and inspect the time diagram of your Simulation Report Simulation

  Waveforms window and verify if your synchronous counter follows the given

CEG 2136 Lab 2 Page 4of 12

counting sequence; if it doesn't, verify your equations and/or debug your circuit.

<u>NOTE</u>: Make sure that under the simulator is the *Quartus II simulator*. Under **Simulation** menu, go to **Options** and select *Quartus II Simulator* as the simulator.

Show the simulation to your instructor and capture it in a graphic format for your lab report (copy to clipboard all the waveforms and paste them into a .doc file); to get a better visualization of your waveforms, you may want to change the time base in your .vwf file by choosing in Edit/End Time a Time =  $0.5 \mu s$ ). Show the design and demonstrate the simulations to your TA.

# PART II (Testing experiments)

Three approaches can be considered to experimentally test the counters designed above.

- II-1. Automatic, free running (highest speed) by connecting CCLK to the DE2-115 board general clock (CCLK - generated on board) and visualizing the flip-flops' outputs with an oscilloscope.
- II-2. *Manual control* by deriving CCLK from a push-button and displaying the flip-flops' outputs on LEDs as shown below (block diagram of Figure 2).
- II-3. Automatic, free running (low speed) by deriving the counters clock CCLK from the DE2-115 board general clock (CCLK generated on board) with the frequency divider provided in the support files (clock1Hz.vhd and clock1Hz.bsf) and displaying the flip-flops' outputs on LEDs or / and 7-segment displays.

**NOTE**: Because of restrictions to enter the labs, only the online approach (II-3 *Automatic*, *free running - low speed*) will be done this term, so please go directly to II.3.

#### II-1. Automatic free running counter

In this mode you can visualize the signals of your real circuit by employing an oscilloscope. The real signals should be similar to the waveforms you obtained by simulating your circuit in PART I.

1. Return to your .bdf file and from File >> Create/ Update >> Create Symbol Files
For Current File you can create a symbol (.bsf file) for your synchronous counter.

CEG 2136 Lab 2 Page 5of 12

2. Now you can create a <u>test circuit</u> for the counter with the *Quartus graphic editor* (test1.bdf). Save the file and set the project to the current file with Set as Top Level Entity. The counter Symbol created above can be inserted into your schematics by going Edit >> Insert Symbol and looking for it in the Project directory of the Symbol Libraries.

The clock input of the counter (CCLK) has to be connected to the system clock (CLOCK\_50 from the on-board oscillator of 50MHz) that is directly connected to the FPGA PIN Y2. [1, 38]

Remember to compile your file before assigning the pins!

3. Assign the **EP4CE115F29C7** device number to your design (Assign/Device) and then assign pin numbers as shown in Table 2.

Value	Pin assignment	Component
CCLK	PIN_Y2	50MHz oscillator
Q3	PIN_Y17**	Oscilloscope output***
Q2	PIN_AB21**	Oscilloscope output***
Q1	PIN_AC15**	Oscilloscope output***
Q0	PIN_AB22**	Oscilloscope output***
RESET	PIN_AB28	SW0
CLKOUT*	PIN AE23	SMA CLKOUT

Table 2: Free-running Pin Assignment

<sup>\*\*\*</sup>When viewing the oscilloscope output, you will need to connect a ground to your probe (to close the loop). Select pin right 15 (from top) as your ground.




Figure 2: GPIO 40-pin assignments [1,46]

<sup>\*</sup>In order to visualize the 50MHz clock create an output CLKOUT and assign its value to CCLK.

<sup>\*\*</sup>You can select a different output pin but following the GPIO pin assignment below. [1,46]

CEG 2136 Lab 2 Page 6of 12

- a. Select Assignments → Assignment Editor; under Category select ALL.
- b. Double-click on the entry << new>> in the column labeled To. Press the binoculars to open the Node finder window, then select
  - i. Filter  $\rightarrow$  Pins: all, then click on List.
  - ii. Select (highlight) CCLK, Q3, Q2, Q1, Q0 and RESET from the left column of Nodes Found and then click on ">" to have all CCLK, Q3, Q2, Q1, Q0 and RESET in the right Selected Nodes column.

The content of the left column is entirely copied to the right (without having to select them) by simply hitting ">>". Click **OK** to close the **Node Finder** window.

- c. Compile your project with the assigned pins.
- 4. Make sure the RUN/PROG switch (SW19; leftmost toggle switch) is set to RUN.
- Select Tools → Programmer in the Quartus II window. From Hardware Settings, in the Currently Selected Hardware box, select USB-Blaster and click Close.

<u>NOTE</u>: if the USB-Blaster doesn't show-up in the list of **Currently Selected Hardware**, close the window and open it again. You might have to repeat this process a few times.

- 6. In the **Programmer** window, check that the \*.sof file is listed. If it is not then click the **Add File** button on the left panel and look for the \*.sof file under the .../output\_files directory in the current working directory.
- 7. Make sure **Program/Configure** is checked-in. Click **Start** and verify your circuit. Remember that a LED illuminates when its control input is 1.

  NOTE: Once done you do not need to save the \*.cdf file.
- 8. Use an oscilloscope to visualize the clock and the flip-flops' outputs. Connect the probe of oscilloscope channel 1 to one of your ribbon cable pins that maps to your counter pin assignments (one-by-one) and use the coaxial cable to output the clock signal. Draw these time diagrams. Measure the rising and falling times of your signals. Hint: Under **Measure** menu on the oscilloscope, select the **Meas** push-button. Make sure channel 2 is selected. Select the **Type** on-screen menu and search for **Snapshot all** option. When select the **Add measurement** option it will display all the necessary values you will need.

CEG 2136 Lab 2 Page 7of 12

<u>NOTE</u>: How to use the oscilloscope: When turning on the oscilloscope, wait a few minutes (it takes time to boot-up). Once the oscilloscope is powered-on, select channel 2 (channel on which the probe is on) and select the Probe menu on screen (use the push-buttons below to select the **Probe** menu). Once Probe menu is selected, change the probe **Ratio** to **10:1V** (use the control knob under the green arrow named **Push to select**).

## II-2. Manual control

For this mode you have to derive the counter's clock CCLK from a push-button (KEY0) and displaying the flip-flops' outputs on LEDs as shown below (block diagram of Figure 3).




Figure 3: COUNTER test circuit

The DE2-115 board provides four push-button switches as shown in Figure 3. Each of these switches is debounced using a Schmitt Trigger circuit, as indicated in Figure 4. The four outputs called KEY0, KEY1, KEY2, and KEY3 of the Schmitt Trigger devices are connected directly to the Cyclone IV E FPGA. Each push-button switch provides a high logic level when it is not pressed, and provides a low logic level when depressed. Since the push-button switches are debounced, they are appropriate for using as clock or reset inputs in a circuit. [1]

You will learn more about switch debouncing in CEG3136 (Computer Architecture II).

CEG 2136 Lab 2 Page 8of 12




Figure 4: Block diagram of 4 push-button on DE2-115 boards




Figure 5: Debouncing mechanism (Schmitt Trigger)

1. Return to your .bdf file and from File >> Create/ Update >> Create Symbol Files for Current File you can create a symbol (.bsf file) for your synchronous counter.

Value	Pin assignment	Component		
CCLK	PIN_M23	KEY0		
Q3	PIN_E24	LEDG3		
Q2	PIN_E25	LEDG2		
Q1	PIN_E22	LEDG1		
Q0	PIN_E21	LEDG0		
RESET	PIN_AB28	SW0		

Table 3: Manual Control Pin Assignment [1,35]

- 2. Assign the EPM7128SLC84-7 device number to your design (Assign/Device) and then assign pin numbers as shown in Table 3. Select Assignments → Assignment Editor; under Category select ALL.
- 3. Double-click on the entry << new>> in the column labeled To. Press the binoculars to open the Node finder window, then select

CEG 2136 Lab 2 Page 9of 12

- a. Filter  $\rightarrow$  Pins: all, then click on List.
- b. Select (highlight) CCLK, Q3, Q2, Q1, Q0 and RESET from the left column of Nodes Found and then click on ">" to have all CCLK, Q3, Q2, Q1, Q0 and RESET in the right Selected Nodes column. The content of the left column is entirely copied to the right (without having to select them) by simply hitting ">>". Click OK to close the Node Finder window.
- 4. Compile your project with the assigned pins.
- 5. Make sure the RUN/PROG switch (SW19; leftmost toggle switch) is set to RUN
- Select Tools → Programmer in the Quartus II window. From Hardware Settings, in the Currently Selected Hardware box, select USB-Blaster and click Close.
  - NOTE: if the USB-Blaster doesn't show-up in the list of **Currently Selected Hardware**, close the window and open it again. You might have to repeat this process a few times.
- 7. In the **Programmer** window, check that the \*.sof file is listed. If it is not then click the **Add File** button on the left panel and look for the \*.sof file under the .../output\_files directory in the current working directory.
- 8. Make sure **Program/Configure** is checked-in. Click **Start** and verify your circuit. Remember that a LED illuminates when its control input is 1.

  NOTE: Once done you do not need to save the \*.cdf file.
- 9. Find experimentally the count table of your synchronous counter by pressing the **KEY0** pushbutton until you rollover a full counting sequence. Verify that the output of your synchronous counter matches the corresponding state diagram you were initially given.
- 10. Demonstrate the operation of your circuit to your instructor.

CEG 2136 Lab 2 Page 10of 12

## II-3. Free running at low speed counters

For this test mode you need

- to display the flip-flops' outputs on LEDs as shown below in block diagrams of Figures 6.
- to employ a frequency divider (*clock*1*Hz*, which is given in the *Support files*) that derives the very low frequency counter clock *CCLK* from the 50 MHz board's general clock (*CLOCK*\_50, [1, 38]); this low frequency will allow you to visualise the counting sequence with your naked eye.




Figure 6A: mod6 COUNTER test circuit




Figure 6B: BCD COUNTER test circuit

In the following, you will use the same method to define a symbol for your tested counter (mod6, BCD and mod60) like in the previous two testing methods (II.1,II.2)

CEG 2136 Lab 2 Page 11of 12

1. Return to your .bdf file that you designed in PART I and recompile your project; from *File* >> *Create/Update* >> *Create Symbol Files for Current File* you can create a symbol (.bsf file) for your synchronous counter.

- 2. Download *clock1Hz.vhd* and *clock1Hz.bsf* files from the course page on BrightSpace to your computer. Next, move these two files into the directory of the project in your personal computer.
- 3. Go to Quartus II window and select Project → Add/Remove Files in Project. Next, search the files that you just added to the project directory using the "..." icon. Select all of the files mentioned above and click on Open. Next, click on add and then click on ok. You should now be able to see the files added to the Files section of your project.
- 4. Go back to your *top-level entity* file (mod6.bdf or mod10.bdf or mod60.bdf files) in which you designed your circuit (make sure that it is still the *top-level entity* by right clicking on the file name and then choosing *set as top level entity*). Note that you should repeat the following steps for each and every of the 3 counters that you have designed.
- 5. Double click on your design sheet and in your newly opened *Symbol* window, under **Project** find the *clock*1*Hz* component. Choose and add it to your schematic. Insert the *clock*1*Hz* module between the board's system clock (pin Y2) and the CCLOCK of your counter. Remove the input/output pins that you previously added to your design for simulation.
- 6. Assign the EPM7128SLC84-7 device number to your design (Assign/Device) and then assign pin numbers as shown in Figures 6A, 6B. Select **Assignments** → **Assignment Editor**; under **Category** (in the upper right corner) select **ALL**.
- 7. Double-click on the entry << new>> in the column labeled To. Press the *binoculars* to open the *Node finder* window, then select
  - i. click on List, or click first on next to List to select Filter → Pins: all
  - ii. Select (highlight) CCLK, Q3, Q2, Q1 and Q0 from the left column of Nodes Found and then click on ">" to copy all selected CCLK, Q3, Q2, Q1, Q0 to the right Selected Nodes column. The content of the left column can be entirely copied to the right (without having to select them) by simply hitting ">>". Click OK to close the Node Finder window.
  - iii. Assign the pins as shown in the above Figures 6A, 6B, in accord with Table 4-3 of the board user manual [1,36]
  - 8. Save your assignments by ctrl+s.

EECS Fall 2020

CEG 2136 Lab 2 Page 12of 12

Right click on your design file (.bdf file) and select Set as Top-Level
 Entity. Now compile your project again.

Now it is time to configure the board with the circuit that you designed! Follow the steps below:

- 1. Make sure the **USB-Blaster** cable is attached to the board and to the USB port on the PC. (It should have been connected, so normally you should do not worry about it.)
- 2. Make sure the RUN/PROG switch (SW19; leftmost toggle switch) is set to RUN. If you are using the remote testing and you are not in the lab, you do not need to be worried about the above two steps. You should double check with the TA in the lab only if your bitstream seems not to be uploaded correctly.
- 3. Select **Tools** → **Programmer** in the **Quartus** II window.
- 4. Select the Hardware Setup tab and the Hardware Setup box will pop up; in the Hardware Settings tab, double click on USB-Blaster from the Available hardware items table (but do not click Add Hardware); click Close.

Note: if the USB-Blaster doesn't show-up in the list of **Available hardware items**, close the window and open it again. You might have to repeat this process a few times.

- 4. In the **Programmer** window, check that the \*.sof file is listed. If it is not then click the **Add File** button on the left panel and look for the \*.sof file under the .../output\_files directory in the current working directory.
- 5. Make sure **Program/Configure** is checked-in. Click **Start** and verify your circuit.
  - NOTE: Once done, you do not need to save the \*.cdf file.
- 6. Verify experimentally that the output of your synchronous counter matches the corresponding state diagram you were initially given.
- 7. Demonstrate the operation of your circuit to your instructor.

#### References

1. "DE2-115 User Manual," Terasic Technologies Inc., <a href="http://www.terasic.com.tw/cgibin/page/archive.pl?Language=English&CategoryNo=165&No=502&PartNo=4">http://www.terasic.com.tw/cgibin/page/archive.pl?Language=English&CategoryNo=165&No=502&PartNo=4</a>, 2013

EECS Fall 2020