
BQ25895 TYPICAL SCHEMATIC



							BUSESOE SCHWATE CHECKLIST	
PIN NAME		REQUIREMENT	COMPONENT	MIN	TYP	MAX	BQ25895 SCHMATIC CHECKLIST DESCRIPTION	COMMENTS AND RELEVANT EQUATIONS
FINIVALVIE		REQUIREMENT	CONTONENT	IVIIIV	111	IVIAA	USB data line pair	COMMENTS AND RELEVANT EQUATIONS
D+/D-	2-3	Optional					Positive line of the USB data line pair.	D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2, and Adjustable high voltage adapter.
		Optional					Negative line of the USB data line pair.	2. If D+/D- based input current limit detection is not used, short D+/D- pins together or leave both pins open.
							Open drain charge status output	
STAT	4	Optional	STAT resistor		2.2 kΩ	10 kΩ	Connect to the pull up rail via 2.2-k Ω to 10-k Ω resistor.	 If not used, leave it float. 2. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin blinks in 1 Hz. The STAT pin function can be disabled when STAT_DIS bit is set.
CCI /CDA		2 11 1					I2C Interface clock and data	Man and the second seco
SCL/SDA	5-6	Optional Optional	SCL resistor SDA resistor		10 kΩ 10 kΩ		Connect SCL to the logic rail through a $10-k\Omega$ resistor Connect SDA to the logic rail through a $10-k\Omega$ resist	
		Optional	SDA TESISTOI		20 112		Open-drain Interrupt Output	The communication is not used, reare it note
INT	7	Optional	INT resistor		10 kΩ		Connect the INT to a logic rail via $10\text{-}k\Omega$ resistor.	 If not used, leave it float. 2. The INT pin sends active low, 256-μs pulse to host to report charger device status and fault.
отс	8						Boost mode enable pin.	If OTG boost mode is not used, short it to ground. 2. The boost mode is activated when OTG_CONFIG =1,
		Optional						OTG pin is high, and no input source is detected at VBUS
_							Active low Charge Enable pin.	
/CE	9	Required					Innut course time to be suit	1. /CE pin must be pulled High or Low. 2. Battery charging is enabled when CHG_CONFIG = 1 and CE pin = Low.
							Input current limit Input.	The actual input current limit is the lower limit set by ILIM pin (when EN_ILIM bit is high) or IIINLIM registe
ILIM	10	Optional	ILIM resistor		* Ω		A resistor is connected from ILIM pin to ground to set the maximum limit as IINMAX = KILIM(390 max)/RILIM .	bits. Input current limit of less than 500 mA is not support on ILIM pin. 2. If ILIM pin is open, the input currer is limited to zero since ILIM voltage floats above 0.8 V. 3. If ILIM pin is short, the input current limit is set by the register. 4. The ILIM pin function can be disabled when EN_ILIM bit is 0.
TS	11						Temperature qualification voltage input.	
								REGN REGN
								TS TS TS
			TS resistors and				Connect a negative temperature coefficient	₹10KΩ (\$) 10KΩ
		Required	thermistor				thermistor. Recommend 103AT-2 thermistor.	_ <u>†</u>
								1. If thermistor is not used, set TS pin voltage within normal range. 2. If thermistor is used, program
								temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin is out of range.
							BATFET enable/reset control input.	range.
/QON	12	Optional			Switch			If not used, leave it float. The pin contains an internal pull-up to maintain default high logic.
							Open-drain D+/D- multiplexer selection output.	
DSEL	24	Outland	DCFLlata		40.00		Compared DCFI to a local well size a 40 to available	
		Optional	DSEL resistor		10 kΩ		Connect DSEL to a logic rail via a 10-kΩ resistor.	1. If not used, leave it float. 2. The pin is normally float and pull-up by external resistor.
VBUS	1						Input source to the charger	
		Required	VBUS caps	1uF				1. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC. 2. It is
								recommended to have a total of ~10uF capacitance at VBUS & PMID for USB input compliance.
PMID	23						Actual input source to the charger and	
							Boost mode output	If OTG is not used, the minimum capacitance required on PMID to PGND is 8.2 μF. If OTG is used, the
		Required	PMID caps	8.2uF		60uF		minimum capacitance required on PMID to PGND is 40 μF for up-to 2.4A output and 60 μF for up-to 3.1A
								output
VBAT	13-14						Positive battery connection point	
	13-14	Required	VBAT caps	10uF	10uF			1. Connect a 10 µF closely to the BAT pin. 2. Charger may operate normally when battery is not connected.
					1		System connection point.	
VSYS	15-16	Required	VSYS caps	20uF	20uF	40uF		Connect a 20 uE closely to the CVC nin. The professed coronic connector is GV as higher setting VZD as VED
								Connect a 20 µF closely to the SYS pin. The preferred ceramic capacitor is 6V or higher rating, X7R or X5R.
sw	19-20						Switching node connecting to output inductor.	
	13-20	Required	Output inductor	1uH		2.2uH		The charger device has internal loop compensator. To get good loop stability, 1-μH and minimum of 20-μF
		Optional	SW Resistor		* Ω			output capacitor is recommended.
		Optional	SW Cap		* F		Switching converter snubber circuit	Snubber circuit values empirically determined if required. Recommend unpopulated footprint on new design
							PWM high side driver positive supply.	
RTST	21							
BTST	21	Required	BTST-SW cap			0.047uF		Connect the 0.047µF bootstrap capacitor from SW to BTST.
BTST	21	Required Optional	BTST resistor		0.047uF * Ω	0.047uF	Bootstrap capacitor snubbing resistor	Help with EMI performance. Recommend unpopulated footprint on new designs.
BTST	21	Required				0.047uF	Bootstrap capacitor snubbing resistor SW to PMID diode	
BTST REGN	21	Required Optional	BTST resistor			0.047uF 4.7uF	Bootstrap capacitor snubbing resistor	Help with EMI performance. Recommend unpopulated footprint on new designs. Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode ouput. Connect a 4.7 μF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed
		Required Optional Optional	BTST resistor SW-PMID diode		*Ω		Bootstrap capacitor snubbing resistor SW to PMID diode	Help with EMI performance. Recommend unpopulated footprint on new designs. Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode ouput.
REGN	22	Required Optional Optional	BTST resistor SW-PMID diode		*Ω		Bootstrap capacitor snubbing resistor SW to PMID diode PWM low side driver positive supply output.	Help with EMI performance. Recommend unpopulated footprint on new designs. Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode ouput. Connect a 4.7 μF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed
		Required Optional Optional Required	BTST resistor SW-PMID diode		*Ω		Bootstrap capacitor snubbing resistor SW to PMID diode PWM low side driver positive supply output. Power ground connection for high-current power	Help with EMI performance. Recommend unpopulated footprint on new designs. Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode ouput. Connect a 4.7 µF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin.
REGN	22	Required Optional Optional	BTST resistor SW-PMID diode		*Ω		Bootstrap capacitor snubbing resistor SW to PMID diode PWM low side driver positive supply output. Power ground connection for high-current power	Help with EMI performance. Recommend unpopulated footprint on new designs. Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode ouput. Connect a 4.7 µF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS pin. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single
REGN	22	Required Optional Optional Required	BTST resistor SW-PMID diode		*Ω		Bootstrap capacitor snubbing resistor SW to PMID diode PWM low side driver positive supply output. Power ground connection for high-current power	Help with EMI performance. Recommend unpopulated footprint on new designs. Help to improve the efficiency. Recommend for applications with greater than 2.4A boost mode ouput. Connect a 4.7 µF (10 V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed