

"There is an ARM for that..."


Scriptum: Cortex-M Interrupts

Prof. Erich Styger erich.styger@hslu.ch +41 41 349 33 01

Learning Goals

- Problem: A new core to learn about

- Goal
 - ARM Cortex cores (A, R, M)
 - Instruction Set
 - Memory Map
 - Interrupts
 - Registers



Technik & Architektur

ARM Cortex Processors

- ARM Inc.,
 - Cambridge, UK
 - IP License
 - STM, NXP, TI, Atmel, EM, ...




- ARM Cortex[™]-A family:
 - Applications processors

used in smartphones

ARM

- ARM Cortex-R family:
 - Embedded processors for real-time signal processing, control applications
- ARM Cortex-M family:
 - Microcontroller-oriented processors for MCU and SoC applications



Cortex-M Processor Family

Six Cores, two Architectures

ARMv8_M zurzeit noch nicht auf dem Markt

Applied Sciences and Arts

HOCHSCHULE

LUZERN

Technik & Architektur

Lucerne University of

Cortex-M7

High performance, hardware multiply/divide, enhanced DSP, floating point unit, special tightly coupled memory.

Cortex-M4(F)

High performance data processing & I/O control. Support hardware divide, MAC, bit field processing, DSP. Floating point unit optional (Cortex-M4F).

Cortex-M3

High performance data processing & I/O control. Support hardware divide, MAC (Multiply Accumulate), bit field processing.

ARMv7-M architecture



Cortex-M0+

General data processing, high performance I/O control, mixed signal ASICs, replacement for 8/16-bit MCUs

Cortex-M0

General data processing, I/O control, mixed signal ASICs, replacement for 8/16-bit MCUs

Cortex-M1

For FPGA designs only.

Optimized for FPGA and can work in most FPGA devices

ARMv6-M architecture



Source: ARM Inc.

Price: M0: 40cents, M3-7: 3-4dollar

Cortex-M Comparison

Heute: meistens M0+ bei vielen
Multiplikationen wird
empfohlen: Hardware
multiply 1 cycle ->
faster!

Lucerne University of
Applied Sciences and Arts

HOCHSCHULE
LUZERN

Technik & Architektur


ARM Cortex-M										
	MO	MO+	M3	M4	M7					
Thumb	Most	Most	Entire	Entire	Entire					
Thumb-2	Subset	Subset	Entire	Entire	Entire					
Hardware multiply	1 or 32 cycles	1 or 32 cycles	1 cycle	1 cycle	1 cycle					
Hardware divide	No	In Software! No	Yes	Yes	Yes					
Saturated math	No	No	Yes	Yes	Yes					
DSP Extensions	No	No	No	Yes	Yes, enhanced					
Floating-point	No	No	No	Optional single precision	Yes					
Tightly coupled memory	No	No	No	No	yes					
Architecture	ARMv6-M	ARMv6-M	ARM∨7-M	ARMv7-M	ARM∨7-M					
CoreMark/MHz	2.33	2.42	3.32	3.40	5.04					

Technik & Architektur

Instruction Set

- Upward compatibility
- THUMB(2):
 - Code Density
 - 16bit Instructions
 - Odd Address bit!

you can download M0 with a Cortex-M4 board -> it's compatibility




Source: ARM Inc.

Technik & Architektur

Memory Map

- System
 - NVIC, Debug, MPU,...
- SRAM/Code
 - Mapping vendor specific
- See: Processor Expert Memory Map view

the mapping is standard -> makes it easier



HOCHSCHULE

CPU Registers

- RO-R12: GPR (32bit)
- -R13
 - Main Stack Pointer (MSP) (priv. Access, default)
 - Process Stack Pointer (PSP)
- R14 Link Register (LR)
 - Odd bit: THUMB
- R15 Program Counter (PC)
- CPSR (Current Program Status Register) condition code, carryflag etc.

BC -> LR (linke register)

🔐 Registers 🛭	(x)= Variables	⊖ Breakpois			
Name		Value			
△ 👬 General F	Registers	4			
1010 rO		0xa 🦃			
1010 r1		0x1			
1010 r2		0x51eb (
1010 r3		0x1			
1010 r4		0x0			
1010 r5		0x0			
1010 r6		0x0			
1010 r 7		0x1fffffd0			
1010 r8		0x0			
1010 r9		0x0 🥤			
000 r10		0x0 <			
0000 r11		0x0			
0000 r12		0x0			
1010 sp		0x1fffffc8			
1010 lr		0xd1b 气			
1010 pc		0xd5e			
1010 xpsr		0x100000			
1010 MSP		0x1fffffc8 🔏			
1010 PSP		0x0			
IIII PRIM	ASK	0x0			
1010 BASE	1010 BASEPRI				
IIII FAUL	TMASK	0x0			
1010 CON	TROL	0x0			
IIII FPSC	R	0x0			
1010 sO		0x0			
0101 s1	-	0x0			

ARM Cortex Exception Types

1-3: can't change priority (lower the number, the higher the priority!)

- 1-15: Core System Exception Types
- > 15: 'External' interrupts

(Vendor)

- The lower the number, the higher the urgency!

Exception	Vector	Core	Priority
1	Reset	MO/M4/M3/M7	-3
2	NMI	MO/M4/M3/M7	-2
3	HardFault	MO/M3/M4/M7	-1
4	MemManageFault	M3/M4/M7	User
5	BusFault	M3/M4/M7	User
6	UsageFault	M3/M4/M7	User
7-A	Reserved		
В	SVCall	MO/M3/M4/M7	User
С	Debug Monitor	M3/M4/M7	User
D	Reserved		
E	PendSV	MO/MM3/M4/M7	User
F	SysTick	M0(optional)/M3/M4/M7	User
10	IRQ0, IRQ1,	M0: 0x10-0x47	User

M4/M7: IRQ0-239

Technik & Architektur

Interrupts and Vector Table

Exception number	IRQ number	Vector	Offset
16+n	n [IRQn	0x40+4n
	5		÷ . =
		•	
18	2	IRQ2	0x48
17	1	IRQ1	0x44
16	0	IRQ0	0x40
15	-1	SysTick, if implemented	0x3C
14	-2	PendSV	0x38
13		Reserved	0.1.2.2
12		110001100	
11	-5	SVCall	0x2C
10			OALC
9			
8			
7		Reserved	
6			
5			
4			0x10
3	-13	HardFault	0x0C
2	-14	NMI	0x08
1		Reset	0x04
		Initial SP value	0x00

Exception number	IRQ number	Offset	Vector		
255	239	0x03FC	IRQ239		
			a =		
18	2	0x004C 0x0048	IRQ2		
17 16	1 0	0x0044	IRQ1 IRQ0		
15	-1	0x0040 0x003C	Systick		
14	-2	2 0x0038	PendSV		
13 12			Reserved Reserved for Debug		
11	-5	0x002C	SVCall		
10 9 8 7		5,552	Reserved		
6	-10		Usage fault		
5	-11	0x0018	Bus fault		
4	-12	0x0014	Memory management fault		
3 2	-13 -14	0x000C	Hard fault NMI		
1		0x0008 0x0004	Reset		
		0x0000	Initial SP value		

MO/MO +


M4/M7

Source: ARM Info Center

PRIMASK

interrupts are masked and disabled

- 1-Bit Register (Cortex M0 and M4)
- Masks interrupts
- NMI and Hard Faults are not maskable (negative prio!)
- -MO: PRIMASK only
- M4: PRIMASK and BASEPRI (priority masking)
 - -BASEPRI: masks interrupts ≥ BASEPRI value




BASEPRI I = 4 --> interrupts 4 and higher are disabled it's possible to combine PRIMASK and BASEPRI

1910 Registers 🛱 (x)= Variables	Breakpoints
Name	Value
1010 MSP	0x1ffffff8
1010 PSP	0x0
1919 PRIMASK	0x0 enable
1919 BASEPRI	0x0
1010 FAULTMASK	0x0
1919 CONTROL	0x0
1919 FPSCR	0x0
1010 sO	0x0

EmbSys Registers View

- Menu Window > Show View > Other > Debug
- Wrench icon to load CMSIS SVD files for CPU
 - Change manually for MKL25Z4 and MK22F12
- Double click (green) to edit



Cortex-M Interrupt Priorities

- 8bit Priority Register (2 bits min for MO, 3 bits min for M3/M4)
 - #bits vendors specific (easier to port software)
 - Up to 128 pre-emption levels (main prio)
- Example: 3 bits: 8 priorities
 - 0x00, 0x20, 0x40, 0x60, 0x80, 0xA0, 0xC0, 0xE0

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO
Implemented		Not	imple	mente	d (reac	(O k	

- M3, M4: Pre-empt prio + sub-priorities possible
 - Multiple interrupts with same priority (lower subprio value handled first)
 - Otherwise: lower vector number (higher prio!) wins

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO
Preem	pt Prio	Sub Prio	Not implemented (read				d 0)

Subpriority: 3.1, 3.2 -> higher prio means lower number

NVIC: Cortex-MO (NXP Kinetis KL)

minimum 2 bits are implemented:

- 2 bits, 4 Prios: 0, 0x40, 0x80, 0xC0 (or (0<<6), (1<<6)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO
Impler	nented	Not implemented (read 0)					

- 32 user interrupts (0x10-0x47)
- 1 bit each (1 32bit register)
 - NVIC_ISER (Interrupt Set Enable Register)
 - NVIC_ICER (Interrupt Clear Enable Register)
 - NVIC_ISPR (Interrupt Set Pending Register)
 - NVIC_ICPR (Interrupt Clear Pending Register)
- -8 bits each (8 32bit register)
 - NVIC_IPRx (Interrupt Priority Registers)

Technik & Architektur

Cortex-MO NVIC

■ NVIC			Nested Vectored Interrupt Controller
NVIC_ISER NVIC_IS	RW	0xE000E100	Interrupt Set Enable Register
NVIC_ICER NVIC_IC	RW	0xE000E180	Interrupt Clear Enable Register
NVIC_ISPR NVIC_IS	RW	0xE000E200	Interrupt Set Pending Register
NVIC_ICPR NVIC_IC	RW	0xE000E280	Interrupt Clear Pending Register
NVIC_IPR0	RW	0xE000E400	Interrupt Priority Register 0
NVIC_IPR1 NVIC_IP	RW	0xE000E404	Interrupt Priority Register 1
NVIC_IPR2	RW	0xE000E408	Interrupt Priority Register 2
NVIC_IPR3	RW	0xE000E40C	Interrupt Priority Register 3
NVIC_IPR4	RW	0xE000E410	Interrupt Priority Register 4
NVIC_IPR5	RW	0xE000E414	Interrupt Priority Register 5
NVIC_IPR6	RW	0xE000E418	Interrupt Priority Register 6
NVIC_IPR7	RW	0xE000E41C	Interrupt Priority Register 7

			·
0x	RW	0xE000E100	Interrupt Set Enable Register
			DMA channel 0 transfer complete interrupt set-enabl
			DMA channel 1 transfer complete interrupt set-enabl
			DMA channel 2 transfer complete interrupt set-enabl
			DMA channel 3 transfer complete interrupt set-enabl
			Reserved iv 20 interrupt set-enable bit
	0x	0x RW	0x RW 0xE000E100



NVIC: Cortex-M4 (NXP Kinetis K22F)

- 4 bits, 16 Prios: 0, 0x10, 0x20, 0x30, .. 0xF0

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO
Implemented				Not in	npleme	nted (re	ead 0)

- 82 user interrupts (0x10-0x61)
- 1 bit each (4 32bit register)
 - NVIC_ISER (Interrupt Set Enable Register)
 - NVIC_ICER (Interrupt Clear Enable Register)
 - NVIC_ISPR (Interrupt Set Pending Register)
 - NVIC_ICPR (Interrupt Clear Pending Register)
 - NVIC_IABR (Interrupt Active Bit Register)
- -8 bits each (106 32bit register)
 - NVIC_IPRx (Interrupt Priority Registers)

Technik & Architektur

Cortex-M4: PRIGROUP

configure how man subPrio

- 0...7: Position of SubPrio

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	BitO	
Preempt Prio			Sub Prio	Not implemented (read 0)				




					System Control Registers
SystemControl					System Control Registers
		0x	RW	0xE000E008	Auxiliary Control Register,
D CPUID		0x	RO	0xE000ED00	CPUID Base Register
		0x	RW	0xE000ED04	Interrupt Control and State Register
		0x	RW	0xE000ED08	Vector Table Offset Register
	1111101000000101000	0x	RW	0xE000ED0C	Application Interrupt and Reset Control Register
VECTRESET (bit 0)	0				no description available
VECTCLRACTIVE (bit 1)	0				no description available
 SYSRESETREQ (bit 2) 	0				0: no system reset request
PRIGROUP (bits 10-8)	000				Interrupt priority grouping field. This field determines
 ENDIANNESS (bit 15) 	0				🚳 0: Little-endian
VECTKEY (bits 31-16)	1111101000000101				Register key

Technik & Architektur

PEx: ARM Core Interrupt Settings

- Settings in CPU component properties
- Vector table in vectors.c(Generated_Code)
- 0x00: initial SP
- 0x04: initial PC





Fault Exception

- Bus Fault
 - Instruction or data error, stacking error
- Memory Fault
 - Write to Read-Only, outside of memory map
- Usage Fault
 - Illegal instruction, invalid ISR return, unaligned memory access
- Hard Faults
 - Can be called by above fault conditions
 - Debugging: see
 - http://mcuoneclipse.com/2012/11/24/debugging-hardfaults-on-arm-cortex-m/
 - http://mcuoneclipse.com/2012/12/28/a-processorexpert-component-to-help-with-hard-faults/

Hard Fault Handler


- Hard Fault stack frame different from normal ISR frame
- Interrupt handler (or debugger) to read special registers and location to find out location of problem
 - Link register
 - PC register
- HardFault Processor Expert component





Summary

- ARM Inc. licenses the configurable core
- Vendors implement the device/peripherals
- Instruction Set
- Memory Map
- 16 predefined interrupts
- Up to 8bit interrupt priority bits
 - The lower the number, the higher the priority
 - No sub-prio on NXP M0+/M4(F) we use in INTRQ
- Hard Faults
- 32bit GPR Registers
- SP, PC, LR
- PRIMASK (interrupt)



Technik & Architektur



- Use HardFault handler component
- Create a hard fault
- Locate hard fault with debugger

