ELEC522 - Fall 2022

Project 4: Using VitisHLS to implement a CORDIC module on Zynq

By

Hsuan-You (Shaun) Lin

Rice University, Houston, TX Nov. 10, 2022

Supervised by

Dr. Joseph R. Cavallaro

Contents

Contents	2
List of Figures	3
Write C/C++ code for the CORDIC circular mode module using Vitis HLS: .	4
C++ code for CORDIC circular mode:	4
Optimizations for CORDIC circular mode module in Vitis HLS:	7
Optimizations for CORDIC circular mode:	7
Model Composer:	10
CORDIC circular mode system architecture in model composer:	10
Model Composer: Hardware co-simulation: (SysGen)	14
Co-Simulation CORDIC circular mode in model composer:	14
Vivado:	17
CORDIC circular mode Vivado block design:	17
Vitis IDE: ARM program control	18
CORDIC circular mode ARM program control in Vitis IDE:	18

List of Figures

Figure 1.	4
Figure 2.	5
Figure 3.	5
Figure 4.	6
Figure 5.	6
Figure 6.	7
Figure 7.	8
Figure 8.	8
Figure 9.	9
Figure 10.	10
Figure 11.	11
Figure 12.	11
Figure 13.	11
Figure 14.	12
Figure 15.	12
Figure 16.	13
Figure 17.	13
Figure 18.	14
Figure 19.	14
Figure 20.	15
Figure 21.	15
Figure 22.	16
Figure 23.	16
Figure 24.	17
Figure 25.	17
Figure 26	18
Figure 27.	19
Figure 28	19

C++ code for CORDIC circular mode:

Here I modify the CORDIC_Kastner_Book_Example C++ code for the CORDIC module, I designed a 16 bit signed fixed-point input in the header file, and implemented the sine, cosine, and inverse tangent functions in the main cpp file. Also a testbench for the CORDIC circular mode is provided in the *Figure 4*, as you can see I choose 45 and -75 degree for theta angle, and the result as shown in *Figure 5*, from the output result that was calculated correct, which means this system is not only work in 0~180 degree, it also work in -180~0 degree.

(a) Screen capture of CORDIC circular mode main cpp code – part 1.

```
tic THETA_TYPE cordic_phase[NUM_ITERATIONS]={0.78539816339744828000,0.4636476
        scaling_factors[NUM_FACTORS]={1, 2, 5, 10, 16, 19, 22};
     models = 0 -> COS_SIN mode
if(modes == 0){
    if(theta_in < -pi/2){
        angle = theta_in + pi;
        Quadrant = 2;
}
         e if(theta_in > pi/2){
angle = theta_in - pi;
Quadrant = 1;
models = 1 -> ARCTAN mode

if(modes == 1) {

if (x_in >=0) {
```

Figure 1.

(b) Screen capture of CORDIC circular mode main cpp code – part 1.

```
//========
Rotation_function:
                       (int i = 0; i < NUM_ITERATIONS; i++){
//2^(-i)
                       //2^(-i)
phase = cordic_phase[i];
x_shift = (yi >> i);
y_shift = (xi >> i);
if((modes == 0 && theta < angle) || (modes == 1 && yi < 0)){
    xi = xi - x_shift;
    yi = yi + y_shift;
    theta = theta + phase;
}</pre>
                    }
else{
    xi = xi + x_shift;
    yi = yi - y_shift;
    theta = theta - phase;
Scale_function:
    for (int j = 0; j < NUM_FACTORS; j++){
        x_shift = (xi >> scaling_factors[j]);
        y_shift = (yi >> scaling_factors[j]);
        if(j == 0 || j == 2){
            xi = xi - x_shift;
        }
                     }
else{
    xi = xi + x_shift;
    : : == 2)
                     }
if((j == 0 || j == 2) && (modes == 0)){
    yi = yi - y_shift;
}
else{
    yi = yi + y_shift;
}
            if(modes == 0){
    if(Quadrant){
        x_out = -xi;
        y_out = -yi;
}
                       f(
    x_out = xi;
    y_out = 0;
    theta_out = -theta;
    if(Quadrat == 3){
        theta_out + pi/2;
    }
}
                       }
if(Quadrant == 4){
  theta_out = theta_out - pi/2;
```

Figure 2.

(c) Screen capture of CORDIC circular mode header code.

```
cordic.cpp cordic.h x cordic_testbench.cpp cordic_esim.log cor
```

Figure 3.

(d) Screen capture of CORDIC circular mode testbench code.

```
h cordic.h cordic_testbench.cpp X = compare reports
 cout << "--- Start of Testbench ---" << endl;</pre>
-----Test 45 degree-----
degree = 45;
x_in = 1;
y_in = 0;
theta_in = (degree * pi/180);
cos_z = cos((float)theta_in);
sin_z = sin((float)theta_in);
sin_z = sin((float)theta_in);
y_sw = cos_z * (float)x_in - sin_z * (float)y_in;
y_sw = sin_z * (float)x_in + cos_z * (float)y_in;
len_sw = sqrt(float(pow(x_sw, 2) + pow(y_sw, 2)));
modes = 0;
printf("Expected condic COS = %f, SIN = %f\n", (float)x_sw, (float)y_sw);
cordic(modes, x_in, y_in, theta_in, x_out, y_out, theta_out, done);
printf("After condic COS_out = %f, SIN_out = %f\n\n", (float)x_out, (float)y_out);
 modes = 1;
printf("Expected condic length = %f, theta(in degree) = %f\n", (float)len_sw, (float)degree);
cordic(modes, x_sw, y_sw, 0, len_out, y_out, theta_out, done);
printf("After condic length_out = %f, theta_out(in degree) = %f\n\n", (float)len_out, (float)theta_out/PI*180);
degree = -75;

degree = -75;

x_in = 1;

y_in = 0;

theta_in = (degree * pi/180);

cos_z = cos((float)theta_in);

sin_z = sin((float)theta_in);

x_sw = cos_z * (float)x_in - sin_z * (float)y_in;

y_sw = sin_z * (float)x_in + cos_z * (float)y_in;

len_sw = sqrt(float(pow(x_sw, 2) + pow(y_sw, 2)));
 // models = 0 -> COS SIN mode
 modes = 1;
printf("Expected condic length = %f, theta(in degree) = %f\n", (float)len_sw, (float)degree);
cordic(modes, x_sw, y_sw, 0, len_out, y_out, theta_out, done);
printf("After condic length_out = %f, theta_out(in degree) = %f\n\n", (float)len_out, (float)theta_out/PI*180);
```

Figure 4.

(e) Screen capture of CORDIC circular mode testbench co-simulation result.

Figure 5.

Optimizations for CORDIC circular mode module in Vitis HLS:

Optimizations for CORDIC circular mode:

In this section, I built three different solutions to compare the different optimization methods, as you can see from Figure 6, there is no optimization for directive, and we synthesis the solution1 we got 82 latency and 1269 LUT, after that I tried to PIPELINE the cordic function, the system will run faster with 26 latency, but we got overall 5,723 LUT in solution2, which is not a good hardware resource costs, so I used AXILITE INTERFACE for each input signal, then we finally got 23 latency and 1361 LUT in solution3, we will need this for Vivado design flow.

Eventually, we got a better balance between system throughput and hardware resource costs from solution3. Also, my constraint configurations for each different optimizations we mentioned above as shown in *Figure 6*, *Figure 7*, and *Figure 8*, and *I* also put the solution comparison table in Figure 9.

(a) Screen capture of original Directive. (No optimization for Directive)




Figure 6.

(b) Screen capture of PIPELINE Directive.




Figure 7.

(c) Screen capture of PIPELINE Directive.




Figure 8.

(d) Screen capture of different solutions comparison table




Figure 9.

Model Composer:

CORDIC circular mode system architecture in model composer:

In this section, I test the input data with CORDIC block and Vitis HLS block, input data generated from m_code, I set input angle theta_in from -180~180 degree, which means total 360 degree, from my HLS design, if we choose modes = 0, we will get COS_SIN mode results, if we choose modes = 1, it will be ARCTAN mode, then we need 360 times input data signal, so here I used timeseries function, then we can read the input data from workspace into each gateway.

In the *Figure 10*, upper block is Vitis HLS block, and lower block I used CORDIC block to verify the output results, scope output results as shown in *Figure 11* (COS_SIN mode) and *Figure 12* (ARCTAN mode), and I also exported the output data to workspace, here I created three different m_code to visualize the output results for each mode and conditions as shown in *Figure 13* (COS_SIN mode) and *Figure 14* (ARCTAN mode).

(a) Screen capture of my CORDIC Vitis HLS block with CORDIC block system architecture. (Model composer)




Figure 10.

(b) Screen capture of CORDIC Vitis HLS block and CORDIC block scope output results. (COS SIN mode)




Figure 11.

(c) Screen capture of CORDIC Vitis HLS block and CORDIC block scope output results. (ARCTAN mode)




Figure 12.

(d) Screen capture of visualize CORDIC circular mode results. (COS_SIN mode)




Figure 13.

(e) Screen capture of visualize CORDIC circular mode results. (ARCTAN mode)




Figure 14.

(f) Screen capture of input data m_code for COS_SIN mode and ARCTAN mode.




Figure 15.

(g) Screen capture of output data m code for COS SIN mode.

```
A_Intput_data_SinCos.m × B_Output_data_SinCos.m × C_Output_data_SinCos_sim.m × D_Output_data_SinCos_sim.m × +
        % Generate theta degree(-180~180) to radian(-3.14 ~ 3.14)
2 -
        theta_array = (-pi+pi/180):1*pi/180:pi;
3
 4
       % Calculate true rotation for each angle
       x sw = cos(theta array)*1 - sin(theta array)*0;
       y_sw = sin(theta_array)*1 + cos(theta_array)*0;
 8 -
       x hw = out.x out';
       y_hw = out.y_out';
       x_sim = out.x_out_sim';
12 -
       y_sim = out.y_out_sim';
13
       % Visualize the results
       time = 1:4:(length(theta_array)); % 360 data are too dense to visualize, so here sampled to 90 data
16 -
       figure()
17 -
       hold on
18 -
       plot(time, x_sw(1:4:(length(theta_array))), 'LineWidth', 5, 'Color', '#0072BD');
       plot(time, x_hw(28:4:(length(theta_array)+27)), '--o', 'Color', '#D95319'); plot(time, x_sim(15:4:(length(theta_array)+14)), '*', 'Color', '#EDB120');
21 -
        hold off
       legend('x Actual Value', 'x Cordic Value', 'x Cordic Block Value')
22 -
23 -
       title('COS SIN mode - cos result visualize')
       xlabel('Clock cycle')
25 -
       ylabel('Y-vaule')
26
27 -
       figure()
       hold on
       plot(time, y_sw(1:4:(length(theta_array))), 'LineWidth', 5, 'Color', '#0072BD');
       plot(time, y_hw(28:4:(length(theta_array)+27)), '--o', 'Color', '#D95319'); plot(time, y_sim(15:4:(length(theta_array)+14)), '*', 'Color', '#EDB120');
30 -
31 -
32 -
        hold off
       legend('y Actual Value', 'y Cordic Value', 'y Cordic Block Value',...
            'Location', 'southeast')
34
35 -
       title('COS SIN mode - sin result visualize')
       xlabel('Clock cycle')
36 -
37 -
      ylabel('Y-vaule')
```

Figure 16.

(h) Screen capture of output data m code for ARCTAN mode.

```
| E_Intput_data_ArcTan.m | X | F_Output_data_ArcTan.m | X | G_Output_data_ArcTan_sim.m | X | H_Output_data_ArcTan_cosim.m | X | + |
        % Generate theta degree(-180~180) to radian(-3.14 ~ 3.14)
        theta_array = (-pi+pi/180):1*pi/180:pi;
3
        % Generate vectors
       x_vec = (cos(theta_array)*1 - sin(theta_array)*0);
       y_vec = (sin(theta_array)*1 + cos(theta_array)*0);
 6 -
8 -
        len hw = out.x out';
        theta_hw = out.theta_out';
10
11 -
        len sw = sqrt(x vec.^2+y vec.^2);
12 -
        theta_sw = atan2(y_vec, x_vec);
13
14 -
        len sim = out.len out sim';
        theta_sim = out.theta_out_sim';
16
17
        % Visualize the results
        time = 1:4:(length(theta_array)); % 360 data are too dense to visualize, so here sampled to 90 data
        figure()
19 -
20 -
        hold on
        plot(time, len_sw(1:4:(length(theta_array))), 'LineWidth', 2, 'Color', '#0072BD');
        plot(time, len_hw(28:4:(length(theta_array)+27)), '--o', 'Color', '#D95319');
plot(time, len_sim(15:4:(length(theta_array)+14)), '*', 'Color', '#EDB120');
22 -
23 -
25 -
        legend('length Actual Value', 'length Cordic Value', 'length Cordic Block Value')
        title('ARCTAN mode - length result visualize')
26 -
27 -
        xlabel('Clock cycle')
28 -
        ylabel('Y-vaule')
29 -
        xlim([0 400])
        ylim([0 2])
30 -
31
32 -
        figure()
33 -
        hold on
        plot(time, theta_sw(1:4:(length(theta_array))), 'LineWidth', 2, 'Color', '#0072BD');
        plot(time, theta hw(28:4:(length(theta_array)+27)), '--o', 'Color', '#D95315');
plot(time, theta_sim(15:4:(length(theta_array)+14)), '*', 'Color', '#EDB120');
35 -
36 -
38 -
        legend('theta Actual Value', 'theta Cordic Value', 'theta Cordic Block Value',...
39
            'Location', 'northwest')
        title('ARCTAN mode - theta result visualize')
41 -
        xlabel('Clock cycle')
42 -
       ylabel('Y-vaule')
```

Figure 17.

Model Composer: Hardware co-simulation: (SysGen)

Co-Simulation CORDIC circular mode in model composer:

After successfully generate the system in JTAG compilation mode, I connect the input and output into cordic_cosim block, to simulate the system in Zedboard as shown in *Figure 18*, and *Figure 19* is the resources analyzer result, I also show the scope output in *Figure 20* (COS_SIN mode) and *Figure 21* (ARCTAN mode), visualized the output data from workspace in *Figure 22* (COS_SIN mode) and *Figure 23* (ARCTAN mode).

(a) Screen capture of co-simulation CORDIC circular mode system architecture (Model composer)




Figure 18.

(b) Screen capture of co-simulation resources analyzer.

Resource Analyzer: cordic_cosim - ×

Post Synthesis Resources:

Clicking on an instance name highlights corresponding block/subsystem in the model

Name

BRAMS (140)

DSPs (220)

LUTS (53200)

Registers (106400)

Post Synthesis Resources:

Name

Name

BRAMS (140)

Post Synthesis Resources:

OBJECTION OF THE MICHAEL STATE OF THE

Figure 19.

(c) Screen capture of CORDIC Vitis HLS block and CORDIC co-sim block scope output results. (COS SIN mode)




Figure 20.

(d) Screen capture of CORDIC Vitis HLS block and CORDIC co-sim block scope output results. (ARCTAN mode)




Figure 21.

(e) Screen capture of visualize CORDIC circular mode results. (COS_SIN mode)




Figure 22.

(f) Screen capture of visualize CORDIC circular mode results. (ARCTAN mode)




Figure 23.

Vivado:

CORDIC circular mode Vivado block design:

In this section, basically we just import the RTL IP design which exported from Vitis HLS, and when we export Vitis HLS we need to include AXILITE interfaces as mentioned in solution3, and integrated the IP package with the ARM core in Vivado as shown in Figure 24, then verified and wrapped the design, after that synthesis the design and run implementation, finally generated bitstream, exported the hardware to Vitis IDE. Also the *Figure 25* is my cordic design utilization and timing results table. (a) Screen capture of Vivado block design including cordic IP block and ARM core.




Figure 24.

(b) Screen capture of cordic's Vivado synthesis and implementation utilization and timing results.




Figure 25.

Vitis IDE: ARM program control

CORDIC circular mode ARM program control in Vitis IDE:

In this section, I modify the main.cc file from Project_4_tree_fixed_HLS_Vitis code and include the xcordic.h header file which generated from Vivado, and successfully build the program to ARM and connected to Zedboard serial port, then debug the program, and final result as shown in *Figure 28*.

(a) Screen capture of Vitis IDE main.cc ARM code.

```
#include <cmath>
#include <iostream
           #include "xcordic.h"
#include "ap_fixed.h"
#include "cordic.h"
           XCordic Cordic;
using namespace std
           typedef ap fixed<16.4> FIXED TYPE;
       int get_int_reinterpret(FIXED_TYPE x) {
    return *(reinterpret_cast<short *>(&x));
         L,
        FIXED_TYPE get_fixed_reinterpret(int x) {
    return *(reinterpret_cast<FIXED_TYPE *>(&x));
           #define pi 3.1415926
                  cout << "--- Start of the Program ---" << endl;</pre>
                  FIXED_TYPE x in = 1.0;

FIXED_TYPE y in = 0.0;

FIXED_TYPE y in = 0.0;

FIXED_TYPE theta_in = (THETA_TYPE) (45.0 * pi / 180 ); //test for 45 degree
                   unsigned int modes_in_u32, x_u32, y_u32, theta_u32, x_out_u32, y_out_u32, theta_out_u32;
                  int done_out = 0;
THETA_TYPE x_out, y_out, theta_out;
                 models = 0 -> COS_SIN mode
modes_in_u32 = 0;
                  x u32 = get_int_reinterpret(x_in);
y u32 = get_int_reinterpret(y_in);
theta_u32 = get_int_reinterpret(theta_in);
cout << "Initialized for Software simulati
                  Cout << "Initialized for Software simulation: '
XCordic Initialize(&Cordic, 0);
XCordic Set modes (&Cordic, modes in_u32);
XCordic Set modes (&Cordic, wu32);
XCordic Set y, in(&Cordic, yu32);
XCordic Set y, in(&Cordic, yu32);
XCordic Set theta in(&Cordic, theta_u32);
XCordic Start(&Cordic);
while (!XCordic IsReady(&Cordic));
done_out = XCordic Get done(&Cordic);
y_out_u32 = XCordic Get_wout (&Cordic);
y_out_u32 = XCordic Get_wout (&Cordic);
theta_out_u32 = XCordic Get_wout (&Cordic);
cout << "Done signal from ARM hardware = " << c
x_out_u32 = XCordic Get_wout (wu32);
y_out = get_fixed_reinterpret(x_out_u32);
                                                                                         ...
tation: " << "modes=" << modes_in_u32 << ", " << "x=" << x_u32 << ", " << "y=" << y_u32 << ", " << "theta=" << theta_u32 << end1;
                   y_out = get_fixed_reinterpret(y_out_u32);
cout << "Hardware result after ARM calculation (COS_SIN modes): " << "x_out =" << x_out_u << ", " << "y_out=" << y_out_u << ", " << "theta_out =" << theta_out_u32 << endl;
                  FIXED_TYPE modes_in = 1;
FIXED_TYPE x_in = 0.258973;
FIXED_TYPE y_in = -0.965885;
FIXED_TYPE theta_in = (THETA_TYPE) (-75.0 * pi / 180 ); //test for -75 degree
                 .ion: " << "modes=" << modes_in_u32 << ", " << "x=" << x_u32 << ", " << "y=" << y_u32 << ", " << "theta=" << theta_u32 << endl;
                                                                                             << done out << endl;
                   theta_out = get_fixed_reinterpret(theta_out_u32);
cout << "Hardware result after ARM calculation (ARCTAN modes): " << "x out u << ", " << "y out u << ", " << "theta_out =" << theta_out u32 << end];
                   cout << "--- End of the Program ---" << endl;
```

(b) Screen capture of successful build the program. 📮 Console 🛭 🔣 Problems 📳 Vitis Log 🕦 Guidance Build Console [project4_v5_vitis, Debug] 'Finished building: ../src/main.cc' 'Building target: project4_v5_vitis.elf' 'Invoking: ARM v7 g++ linker' arm-none-eabi-g++ -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx 'Finished building target: project4_v5_vitis.elf' 'Invoking: ARM v7 Print Size' arm-none-eabi-size project4_v5_vitis.elf |tee "project4_v5_vitis.elf.size" text data bss dec hex filename 555304 2920 29160 687384 a7d18 project4_v5_vitis.elf 655304 'Finished building: project4_v5_vitis.elf.size' 10:40:43 Build Finished (took 2s.719ms) Figure 27. (c) Screen capture of successfully connect to Zedboard and debug the program. 📮 Console 📮 Vitis Serial Terminal 🛭 🕡 Executables 🗓 Debug Shell 🟢 Vitis Log 🥷 Problems 🖳 Debugger Console Connected to: Serial (COM4, 115200, 0, 8) Already connected to port: COM4--- Start of the Program ---Initialized for Software simulation: modes=0, x=1, y=0, theta=0.785156 Done signal from ARM hardware = 1 <Expected x= 0.707278, y = 0.706936> Hardware result after ARM calculation (COS_SIN modes):x_out =0.705566, y_out=0.705566, theta_out =0

Figure 28.

Hardware result after ARM calculation (ARCTAN modes): x_out =0.998291, y=-0.965885, theta_out =-1.30933

<Expected length = 1, theta = -1.308838>

X out = length

Initialized for Software simulation: modes=1, x=0.258973, y=-0.965885, theta=0

Done signal from ARM hardware = 1

--- End of the Program ---