

ELEC522 – Fall 2022

**Project 2: Xilinx FPGA Model
Composer Systolic for Matrix
Multiplication**

By

Hsuan-You (Shaun) Lin

Rice University, Houston, TX

Sep. 30, 2022

Supervised by

Dr. Joseph R. Cavallaro

Contents

Contents	2
List of Figures	3
Input:	4
Step 1: Input Matrix m-code	4
Step 2: Input signal from workspace into the system	5
Architecture:	6
Step 1: Systolic matrix multiplication system architecture in model composer	6
Step 2: Subsystem architecture	6
Step 3: Subsystem calculation result.....	7
Output:	8
Step 1: Output calculation result to workspace.....	8
Step 2: Output Matrix m-code	8
Hardware co-simulation:.....	9
Step 1: Co-Simulation Systolic matrix multiplication system in model composer	9
Step 2:	10
Resource and Time Result:	10
Step 1: Resource Analyzer results.....	10
Step 2: Timing Analyzer results.....	11
Testing Methodology:	14
Step 1: Matrix multiplication testing	14

List of Figures

Figure 1.....	4
Figure 2.....	4
Figure 3.....	5
Figure 4.....	5
Figure 5.....	6
Figure 6.....	6
Figure 7.....	7
Figure 8.....	7
Figure 9.....	8
Figure 10.....	8
Figure 11.....	9
Figure 12.....	9
Figure 13.....	10
Figure 14.....	10
Figure 15.....	10
Figure 16.....	11
Figure 17.....	11
Figure 18.....	12
Figure 19.....	12
Figure 20.....	13
Figure 21.....	14
Figure 22.....	14

Input:

Step 1: Input Matrix m-code

Run the "Input_Matrix.m" file. The program will add the Matrix to workspace as shown in *Figure 1*.

(a) Screen capture of input Matrix m-code




Figure 1.

(b) Screen capture of Command Window input result




Figure 2.

Step 2: Input signal from workspace into the system
 Input A matrix will be read in rows, as shown in *Figure 3*.
 (b) Screen capture of A matrix input signal




Figure 3.

Input B matrix will be read in columns, as shown in *Figure 4*.
 (b) Screen capture of B matrix input signal




Figure 4.

Architecture:

Step 1: Systolic matrix multiplication system architecture in model composer

I designed this systolic matrix multiplication with 8 inputs, a cycle control signal and 4 output result as shown in *Figure 5*.

(a) Screen capture of my systolic matrix multiplication system architecture (model composer)




Figure 5.

Step 2: Subsystem architecture

The signal will complete the calculations in the subsystem as shown in *Figure 6*.

(b) Screen capture of my subsystem architecture




Figure 6.

Step 3: Subsystem calculation result

Using Mult and Adder to calculate $A \cdot B$ signal and use Counter and Register to do the control signal, then in the end of the subsystem use the Multiplexer to accumulate result signals as shown in *Figure 7*.

(c) Screen capture of 1st subsystem signal result




Figure 7.

(d) Screen capture of 16 subsystem signal result



Figure 8.

Output:

Step 1: Output calculation result to workspace

After Systolic Matrix Multiplication, it will have 4 Bus signal use a Mux block to collect all signal to workspace as shown in *Figure 9*.

(a) Screen capture of systolic matrix multiplication system output results to workspace




Figure 9.

Step 2: Output Matrix m-code

Run the "Output_Matrix.m" file. The program will read result Matrix from workspace as shown in *Figure 10*.

(b) Screen capture of output Matrix m-code




Figure 10.

(c) Screen capture of Command Window output result




Figure 11.

Hardware co-simulation:

Step 1: Co-Simulation Systolic matrix multiplication system in model composer

After successfully generate the system in JTAG compilation mode, I connect the input and output into gray block system, to simulate the system in Zedboard as shown in Figure 12.

(a) Screen capture of co-simulation systolic matrix multiplication system architecture (model composer)




Figure 12.

Step 2:

Run the “Output_Matrix_cosim.m” file. The program will read cosim result Matrix from workspace as shown in *Figure 13*.

(b) Screen capture of cosim output Matrix m-code




Figure 13.

(c) Screen capture of Command Window output cosim result




Figure 14.

Resource and Time Result:

Step 1: Resource Analyzer results

After set the Analyzer type to Resource, successfully generate the system, as you can see in *Figure 15*, this system used **16 DSPs**, **2,100 LUTs** and **2,224 Registers**.

(a) Screen capture of resource analyzer results




Figure 15.

(a) Screen capture of timing analyzer results – passing with 10ns




Figure 17.

(e) Screen capture of timing analyzer results – failed with 6ns

Timing Analyzer: Project_V3

Post Synthesis Timing Paths:

Clicking on an instance name highlights corresponding block/subsystem in the model

Violation type: Setup

▼ Select Columns

Status: Failed

Slack (ns)	Delay (ns)	Logic Delay (ns)	Routing Delay (ns)	Levels of Logic	Source	Destination	Source Clock	Destination Clock	Path Constraints
1	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC12_Matrn_CalculationMult	Project2_V3VC12_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
2	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC13_Matrn_CalculationMult	Project2_V3VC13_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
3	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC14_Matrn_CalculationMult	Project2_V3VC14_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
4	-0.8870	6.8800	4.2170	2.8830	14 Project2_V3VC22_Matrn_CalculationMult	Project2_V3VC22_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
5	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC23_Matrn_CalculationMult	Project2_V3VC23_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
6	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC24_Matrn_CalculationMult	Project2_V3VC24_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
7	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC32_Matrn_CalculationMult	Project2_V3VC32_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
8	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC33_Matrn_CalculationMult	Project2_V3VC33_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
9	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC34_Matrn_CalculationMult	Project2_V3VC34_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
10	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC42_Matrn_CalculationMult	Project2_V3VC42_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
11	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC43_Matrn_CalculationMult	Project2_V3VC43_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
12	-0.8870	6.8800	4.2170	2.8830	14 Project_V3VC44_Matrn_CalculationMult	Project2_V3VC44_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
13	-0.0610	6.0900	4.0410	2.9450	14 Project_V3VC11_Matrn_CalculationMult	Project2_V3VC11_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
14	-0.0610	6.0900	4.0410	2.9450	14 Project_V3VC21_Matrn_CalculationMult	Project2_V3VC21_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
15	-0.0610	6.0900	4.0410	2.9450	14 Project_V3VC31_Matrn_CalculationMult	Project2_V3VC31_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
16	-0.0610	6.0900	4.0410	2.9450	14 Project_V3VC41_Matrn_CalculationMult	Project2_V3VC41_Matrn_CalculationMax	clk	clk	create_clock -name clk -period 6 [get_ports clk]
17	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC11_Matrn_CalculationCount	Project2_V3VC11_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
18	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC12_Matrn_CalculationCount	Project2_V3VC12_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
19	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC13_Matrn_CalculationCount	Project2_V3VC13_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
20	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC14_Matrn_CalculationCount	Project2_V3VC14_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
21	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC21_Matrn_CalculationCount	Project2_V3VC21_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
22	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC22_Matrn_CalculationCount	Project2_V3VC22_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
23	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC23_Matrn_CalculationCount	Project2_V3VC23_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
24	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC24_Matrn_CalculationCount	Project2_V3VC24_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
25	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC31_Matrn_CalculationCount	Project2_V3VC31_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
26	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC32_Matrn_CalculationCount	Project2_V3VC32_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
27	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC33_Matrn_CalculationCount	Project2_V3VC33_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
28	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC34_Matrn_CalculationCount	Project2_V3VC34_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
29	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC41_Matrn_CalculationCount	Project2_V3VC41_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
30	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC42_Matrn_CalculationCount	Project2_V3VC42_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
31	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC43_Matrn_CalculationCount	Project2_V3VC43_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
32	3.5000	2.5100	1.5200	0.9850	3 Project2_V3VC44_Matrn_CalculationCount	Project2_V3VC44_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
33	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC11_Matrn_CalculationCount	Project2_V3VC11_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
34	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC12_Matrn_CalculationCount	Project2_V3VC12_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
35	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC13_Matrn_CalculationCount	Project2_V3VC13_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
36	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC14_Matrn_CalculationCount	Project2_V3VC14_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
37	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC21_Matrn_CalculationCount	Project2_V3VC21_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
38	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC22_Matrn_CalculationCount	Project2_V3VC22_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
39	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC23_Matrn_CalculationCount	Project2_V3VC23_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
40	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC24_Matrn_CalculationCount	Project2_V3VC24_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
41	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC31_Matrn_CalculationCount	Project2_V3VC31_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
42	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC32_Matrn_CalculationCount	Project2_V3VC32_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
43	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC33_Matrn_CalculationCount	Project2_V3VC33_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
44	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC34_Matrn_CalculationCount	Project2_V3VC34_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
45	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC41_Matrn_CalculationCount	Project2_V3VC41_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
46	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC42_Matrn_CalculationCount	Project2_V3VC42_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
47	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC43_Matrn_CalculationCount	Project2_V3VC43_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
48	3.6330	2.3620	1.5120	0.8800	2 Project2_V3VC44_Matrn_CalculationCount	Project2_V3VC44_Matrn_CalculationCount	clk	clk	create_clock -name clk -period 6 [get_ports clk]
49	4.2870	0.9340	0.5180	0.4180	0 Project2_V3VC11_Matrn_CalculationRegs	Project2_V3VC11_Matrn_CalculationRegs	clk	clk	create_clock -name clk -period 6 [get_ports clk]
50	4.2870	0.9340	0.5180	0.4180	0 Project2_V3VC21_Matrn_CalculationRegs	Project2_V3VC21_Matrn_CalculationRegs	clk	clk	create_clock -name clk -period 6 [get_ports clk]

Figure 20

Testing Methodology:

Step 1: Matrix multiplication testing

I also test other value into my system, and always get the correct results as shown in *Figure 21* and *Figure 22*.

(a) Screen capture of different input results test 1




Figure 21.

(b) Screen capture of different input results test 2




Figure 22.