## Description of design approach

I began my design with the goal to achieve nicely pipelined matrix multiplications, without the need for extra clock cycles between matrices for configuring or unloading the array. My final design can complete a 4x4 matrix multiplication every four clock cycles; the first column of each subsequent 4x4 multiplication is shifted out of the array on the very next cycle after the prior 4x4 multiplication has completed. This means that full utilization of the multipliers and accumulators of the processing elements (PEs) can be achieved for large amounts of input data, with each PE performing a multiply and accumulate (pipelined) every cycle. My design uses 16-bit two's complement integers.

Shifting data into the array is simple: row and column data is moved systolically from the top and left edges of the array. The proper skewed alignment is achieved by adding registers to delay each column and row after the leading column/row. Data is read out of the array using what I and other students have called the "row bus" design, where there is a single output-data bus for each row of the array and each PE asserts its result onto this bus in turn when its accumulation is complete. This means that the readout is not truly systolic: the results from PEs on the right side of each row travel across all PEs in the row to their left within one clock cycle. The reasons for this design choice will be discussed in the following sections.

Matrix-matrix mode uses all four columns of the array, while matrix-vector mode only requires that data is loaded into one column. No special logic is needed to change the behavior of the array, since I have already designed it to require exactly four clock cycles per matrix/vector. Vectors can be either passed sequentially to the first column and each will be completed within four clock cycles, or they can be "stacked" into the other columns and treated as a matrix. My MATLAB test code uses only the first column of PEs for matrix-vector operations. A systolic "cen" (column enable) signal has been included in the design - though always set to 1 right now, this signal could be used for clock gating of the multipliers and accumulators on unused columns to reduce power consumption when performing matrix-vector operations.

## Tradeoffs on input and output architecture

If we want to achieve a complete matrix multiplication every four clock cycles without spending extra cycles unloading the matrix to the left, four elements of the result matrix must be unloaded every clock cycle, all the time. If we were to register the result of each neighboring PE to the right, so that each result shifts toward the left of the array by only one PE every cycle, we would not be able to finish shifting out the result of the previous multiplication before the first result of the subsequent multiplication is ready at the first PE of the row.


It would be possible to add multiple sets of output registers and additional control logic to "buffer" each row's results within the elements for four clock cycles before beginning the shift-out. In that design, results would wait in a "primary" result register within each PE rather than being shifted out immediately. After all PEs in a row have produced results, the results would be moved to a set of "alternate" result registers within the PEs and then shifted across these during the same time as a new set of four results fills the "primary" result registers. However, this design would still require a control signal spanning the entire row in order to coordinate this primary/secondary result transfer, and it increases the result latency by the width of the matrix.


I chose the simpler approach of reading results out immediately when they become available, using a common output data bus across the entire row. This requires output data to traverse an entire row of the matrix within one clock cycle, but it maintains the lowest possible latency for the overall 4x4 multiply and requires only simple control logic for coordinating the readout. In a real implementation, tri-state buffers might be used to prevent the propagation delay incurred by feeding this "row bus" through a multiplexer at each PE.


The signal controlling readout is called "cshift" in my design, and is passed systolically down the rows of the array. A counter and comparator at the upper-left corner of the array times this signal correctly for the number of accumulations that must take place. The point at which the counter resets can be configured by an external signal so that a smaller square region of the matrix (e.g. 2x2) can be used if desired.


## **Model Composer files**

Screenshots of the processing element, full array, and hardware co-simulation setup for my design are shown below. Simulink files are included with this submission. The processing element itself is contained in the *pelib.slx* file, which is included as a custom library in the *systolic.slx* and *systolic\_hwcosim.slx* files.









## Simulation and hardware co-sim results

Screenshots of the output of my MATLAB testing script *test1.m* are shown below. The specific behavior of this script is described in the "Testing methodology" section. *test1.m* exercises Model Composer simulation, hardware co-sim, and displays the correct computed result from MATLAB for comparison. Two pipelined matrix-matrix multiplications are being performed (and subsequently two matrix-vector multiplications) with the result data displayed in a horizontally-concatenated form. The first result is *mat1\*mat3*, and the second result is *mat2\*mat4*. The vector results are *mat1\*vec1* and *mat2\*vec2*.

>> test							_					
			_	; run Simulin	ik now a	and ther	n press E	nter				
Model C				mulation)								
	115		-107	507		165	5175	140		23		772
	1155		-3553	-2420		587	2943	-392		13		287
	1439		1217	2058		311	5022	-114		13		670
	10849		8877	11545	7	711	-63	19	9	1	1	33
Model Co	omposer	resul		rdware co-sim	1)							
	115		-107	507	-1	165	5175	140	6	23	9	772
	1155	-	-3553	-2420	-5	587	2943	-392	2	13	4	287
	1439		1217	2058	3	311	5022	-114	4	13	1	670
	10849		8877	11545	7	711	-63	19	9	1	1	33
MATLAB	softwar	e resu	ılts:									
	115		-107	507	-]	165	5175	140	5	23	9	772
	1155	-	-3553	-2420	-5	587	2943	-392	2	13	4	287
	1439		1217	2058	3	311	5022	-114	4	13	1	670
	10849		8877	11545	7	711	-63	19	9	1	1	33
Done setting vector inputs; run Simulink now and then press Enter												
Model C	omposer	resul	lts (si	mulation)								
	-442		4359									
	-1657		973									
	1141		3891									
	6862		-106									
Model Co	omposer	resul	lts (ha	rdware co-sim	1)							
	-442		4359									
	-1657		973									
	1141		3891									
	6862		-106									
MATLAB	softwar	e resu	ılts:									
	-442		4359									
	-1657		973									
	1141		3891									
	6862		-106									
>>												
matl =				mat2 =				mat3 =				
macı				ma cz				macs -				
8	4	-1	0	0.4	,		1	_	_	1.0		
				94		9		-7	-7		-21	
1 -8	48		-89	64		0	1	65	0	98	1	
	4	6		98		-7			51		1	
3	0	88	98	-1	-2	-7	8	31	45	84	7	
				vecl =				vec2 =				
mat4 =				VC01				***************************************				
				40								
54	1	2	8	-48				46				
9	8	0	4	-1				34				
9	4	5	1	54				0				
9	8	6	7	23				1				
_	_	_										


# Resource utilization

Full resource utilization information is shown below.

Resource Analyzer: systolic				- [	<b>-</b> >
ost Implementation Resources:	Clicking on an instance name high	lights correspond	ling block/subsys	t	
lame	BRAMs (140)	DSPs (220)	LUTs (53200)	Registers (106400)	
• systolic	0	16	495		83
Relational1	0	0	1		
▶ PE8	0	1	17		
▶ PE7	0	1	17		ļ
▶ PE6	0	1	33		
▶ PE5	0	1	33		
▶ PE4	0	1	17		,
▶ PE3	0	1	17		
▶ PE2	0	1	33		
▶ PE16	0	1	16		
▶ PE15	0	1	16		
▶ PE14	0	1	32		
▶ PE13	0	1	32		
▶ PE12	0	1	17		
▶ PE11	0	1	17		
▶ PE10	0	1	33		
▶ PE1	0	1	33		
Delay9	0	0	16		
Delay8	0	0	0		
Delay7	0	0	16		
Delay6	0	0	16		
Delay5	0	0	16		
Delay4	0	0	0		
Delay3	0	0	1		
Delay2	0	0	0		
Delay12	0	0	16		,
Delay11	0	0	16		
Delay10	0	0	0		
Delay1	0	0	0		
Delay	0	0	0		
Counter	0	0	1		

### **Timing information**

Using post-implementation timing analysis, my design can run with a clock period as short as 2.75 ns ( $\sim 364$  MHz). Full timing information is shown below. With the pipelining approach explained below, the worst 50 paths have slack within 1 ns of each other; there is no single path with drastically worse slack than others.



### Scalability of the design

My design should scale reasonably well. There are no global interconnections required by the PEs; all are identical and interact only with their neighbors or with the edges of the array. All signals are systolic and only travel from a processing element to its neighbor, with the exception of data readout. As such, the primary consideration in scalability might be the implementation of this "row bus" readout. It might be the case that eventually it is not possible to read out results fast enough across an entire row within one clock cycle, but it may also be true that the time taken by the multipliers and accumulators would be more significant than this.

## Pipelining and latency

I tried to achieve the highest possible clock frequency for my design, while maintaining a reasonable latency for result output. From the time the first elements of the input matrices are present at the top and left edges of the matrix to the time that the first column of the result is shifted out the left, 9 clock cycles are required. Four are needed to get the first value in the leftmost column into to the last PE in the leftmost column, three more are needed for the last value of the leftmost column to be registered in this last PE, and then two additional cycles are needed: one additional cycle for the pipelined multiply, and one for the accumulate.

In other words, I have pipelined my multiplier to take 2 cycles, and the accumulator takes 1 cycle. (This is visible in the above screenshots). If both the multiply and accumulate were performed in one cycle as soon as data is shifted into the PE, it would be possible to reduce the overall latency to 7 cycles; however, performance would suffer. Reducing the multiplier latency to 1 reduces the maximum clock frequency. Increasing the multiplier latency to 3 does not improve the maximum clock frequency.

As mentioned at the very beginning of the report, a series of matrix-matrix or matrix-vector multiplications can be pipelined in my array without requiring any additional clock cycles, spacing, or other "downtime" of the processor elements for loading and unloading. If there is a continuous series of multiplications to be performed, 16 multiplies and 16 accumulates will always be performed on every clock cycle.

## Testing methodology

I include several MATLAB files for use in testing my design. *din\_matmat.m* and *din\_matvec.m* are used to prepare input data for the array; they take sets of matrices and vectors that have been concatenated horizontally. *dout\_matmat.m* and *dout\_matvec.m* read output data from the <u>non-hardware</u> simulation of the array, while *dout\_matmat\_hw.m* and *dout\_matvec\_hw.m* read results produced by the hardware co-simulation. These input and output functions can handle any number of horizontally-concatenated matrices and vectors, and they will feed them to the hardware in the proper pipelined manner.

An overall test script, <code>test1.m</code>, is provided to demonstrate how these functions are used and make it easy to test all functionality of the array. It runs two pipelined matrix multiplications, and then two pipelined matrix-vector multiplications. By default, it expects that hardware co-simulation is available, though you can comment out the <code>dout\_matmat\_hw</code> and <code>dout\_matvec\_hw</code> calls to change this. If you load <code>systolic\_hwcosim.slx</code> and then run <code>test1</code> in the MATLAB command window, it will prepare input data and instruct you when to click "Run" in Simulink. Results will be reported, and they should match the results computed in software by MATLAB. The test matrices and vectors used can be seen in <code>test1.m</code>.