Juan Arturo Garza

September 29th 2022

Elec 522

## **High Level Design**

The purpose of this project is to find the QR decomposition of a Given 4 x 4 Matrix systolically initially in model composer and then use vitis to put into ARM Core.

## Final Resource Usage from HLS




Notice no DSPs were used in this solution For the HLS portion.


## **Model Composer Architecture:**

Inputs:

- **Ai matrix** (16 elements, <16,3> Fixed T),
- **Reset signal** (Bool) which resets all registers and processes of leading and unloading variables, and
- **Start Signal** (bool) which is a signal set high when all variables are loaded properly and calculator can begin (for timing),

Each of the elements is latched to a register which then fed to a multiplexer awaiting the start signal such that a column can be fed into the rotation and arctan blocks ina systolic manner such as that of the figure to the right:






#### **Calculations of elements**

My design allows the variables to be loaded in a non-systolic way (the inputs can be placed into design all at once) and yet load the elements into the cordic blocks in a pipelined systolic manner. This Allows it to be easily used in vitis because it's harder to control inputs that are very cycle and time dependent.


Arctan block Rotation Block



Shown above is the Arctan block which feeds back the Cosine for the next theta and a\_i\_i value, the register saves that value for when it's done calculating that value and when it's time for a new matrix value, the register can be reset.


Also shown above is the rotation block which feeds back the Cosine for the next theta and a\_i\_j value, the register saves that value for when it's done calculating that value and when it's time for a new matrix value, the register can be reset. The registers feed into a latch such that the value is saved and reading the output at a certain cycle would not be necessary.


For the Q values, an identity matrix will be fed but since these values are constant as input registers, we don't have to have the identity matrix as a separate matrix input and instad make it built in




# Unloading Variables:

Values coming out of the cordic blocks will be latched into the unloading subsystem which takes the input reg\_i, which is the output of cordic. After a certain amount of changes of this value (for the case of values of R matrix is 4) the value will latch and only be reset after the REST signal is given. This ensures that the design can be read without having to be time / cycle dependent.







Testing in Model Composer:

These are two matrices that will be used to ensure design is correct

## A1 Precalculation:

Result of the QR decomposition 
$$Q = \begin{pmatrix} -0.7162 & 0.4036 & 0.4006 & 0.4045 \\ -0.2768 & -0.9128 & 0.1901 & 0.2324 \\ -0.3080 & -0.0051 & -0.8886 & 0.3398 \\ -0.5617 & -0.0620 & -0.1173 & -0.8167 \end{pmatrix}$$
 
$$R = \begin{pmatrix} -1.2285 & -0.8255 & -1.1173 & -0.6788 \\ 0.0000 & -0.6736 & 0.2953 & -0.3774 \\ 0.0000 & 0.0000 & 0.1523 & -0.5095 \\ 0.0000 & 0.0000 & 0.0000 & -0.1106 \end{pmatrix}$$
 
$$A = Q R = \begin{pmatrix} 0.8799 & 0.3194 & 0.9805 & 0.0850 \\ 0.3401 & 0.8434 & 0.0687 & 0.4099 \\ 0.3784 & 0.2577 & 0.2073 & 0.6262 \\ 0.6900 & 0.5054 & 0.5914 & 0.5547 \end{pmatrix}$$

## **A2 Precalculation:**


Result of the QR decomposition 
$$Q = \begin{pmatrix} -0.1559 & -0.5651 & 0.7623 & 0.2745 \\ -0.5488 & -0.4745 & -0.2304 & -0.6486 \\ -0.1136 & -0.4612 & -0.5977 & 0.6459 \\ -0.8134 & 0.4928 & 0.0929 & 0.2947 \end{pmatrix}$$
 
$$R = \begin{pmatrix} -1.1838 & -0.8685 & -1.2304 & -1.1265 \\ 0.0000 & -1.0038 & -0.4083 & -1.0488 \\ 0.0000 & 0.0000 & 0.3803 & -0.2279 \\ 0.0000 & 0.0000 & 0.0000 & 0.3155 \end{pmatrix}$$
 
$$A = Q R = \begin{pmatrix} 0.1845 & 0.7026 & 0.7124 & 0.6811 \\ 0.6496 & 0.9529 & 0.7813 & 0.9637 \\ 0.1345 & 0.5616 & 0.1008 & 0.9517 \\ 0.9629 & 0.2118 & 0.8349 & 0.4713 \end{pmatrix}$$

At first, before control for inputs and outputs were made, the design was fully systolic, meaning I was able to calculate the two matrix values of A1 and A2 one after the other. The outputs are below:

R1 =			
-1.2269	-0.8223	-1.1075	-0.6766
0	-0.6707	0.2980	-0.3734
0	0	0.1549	-0.5016
0	0	0	0.1147
Q1 =			
-0.7069	0.4049	0.3906	0.4072
-0.2737	-0.9027	0.1865	0.2371
-0.3063	-0.0034	-0.8834	0.3298
-0.5612	-0.0618	-0.1055	-0.8101
R2 =			
-1.1802	-0.8608	-1.2225	-1.1199
0	-0.9979	-0.4034	-1.0466
0	0	0.3802	-0.2363
0	0	0	0.3119
Q2 =			
-0.1517	-0.5587	0.7502	-0.2754
-0.5427	-0.4711	-0.2208	0.6490
-0.1122	-0.4601	-0.6001	-0.6287
-0.8130	0.4885	0.0883	-0.2913

Now for model composer, i tested the matrices separately after the handling of the inputs and outtputs. To test A1 you must run Final\_design\_inputs,m and A2 will be Final\_design\_inputsa2.m, to read a matrix after simulation is Final\_design\_disp,m


## **Resource Usage:**



LUT: 37451 Reg: 23319

# Vivado:

The workspace used for Vivado was Netlist\_proj5\_test6 which should have all that was included. The exported hardware is in vitis test6 agan folder which has the vitis testbench




# Arm Vitis Section:

In Vitis A test bench was created, where I tested Both matrix A1 and A2 one after the other which gave me accurate results to that of model composer:

Praying for it working MODE	*Next Matrix*
A1	A2
{0.879883, 0.340088, 0.378418, 0.689941},	{0.184448, 0.649658, 0.134521, 0.962891},
{0.319458, 0.843384, 0.25769, 0.505371},	{0.702637, 0.962891, 0.561646, 0.211792},
{0.980469, 0.0687256, 0.207275, 0.591431},	{0.712402, 0.78125, 0.10083, 0.834961},
{0.0849609, 0.409912, 0.626221, 0.554688}}	{0.681152, 0.963745, 0.95166, 0.471313}}
{-1.22693, -0.822266, -1.10754, -0.676636},	R2
{0.00000,-0.669556, 0.298584, -0.371704},	{-1.18018, -0.866455, -1.22253, -1.11877},
{0.00000, 0.00000, 0.154663, -0.502686},	{0.00000,-1.00171, -0.400757, -1.03723},
{0.00000, 0.00000, 0.00000, 0.114746}}	{0.00000, 0.00000, 0.381958, -0.227417},
{-0.706909, 0.405396, 0.389771, 0.407227},	{0.00000, 0.00000, 0.00000, 0.315552}}
{-0.273682, -0.901001, 0.186401, 0.237061},	Q2
{-0.306274, -0.00341797, -0.883423, 0.329834},	{-0.151733, -0.552612, 0.752319, -0.273682},
{-0.556152, -0.0582275, -0.105469, -0.810059}}	{-0.542725, -0.474609, -0.22644, 0.643433},
*Next Matrix*	{-0.112183, -0.456665, -0.593384, -0.637695},
A2	{-0.806519, 0.492554, 0.0897217, -0.286865}}

# Vivado Report

Inter-Clock Paths Other Path Groups > 
User Ignored Paths



Total Number of Endpoints: 34362

All user specified timing constraints are met.

Total Number of Endpoints: 34362

Total Number of Endpoints:

25546



2   ₹   ♦   +   =   ∅   ▶				
Report	Туре	Options	Modified	Size
Synthesis				
<ul> <li>Synth Design (synth_design)</li> </ul>				
Utilization - Synth Design	report_utilization		11/28/22, 4:46 PM	9.2 K
synthesis_report			11/28/22, 4:46 PM	124.7 K
∨ Out-of-Context Module Runs				
arm_core_design_block_bd				
<ul><li>Synth Design (synth_design)</li></ul>				
Utilization - Synth Design	report_utilization		11/28/22, 4:33 PM	8.2 KI
synthesis_report			11/28/22, 4:33 PM	204.1 K
<ul> <li>Synth Design (synth_design)</li> </ul>				
Utilization - Synth Design	report_utilization		11/28/22, 4:34 PM	8.0 K
synthesis_report			11/28/22, 4:34 PM	55.4 K
<ul><li>Synth Design (synth_design)</li></ul>				
Utilization - Synth Design	report_utilization		11/28/22, 4:35 PM	7.6 K
synthesis_report			11/28/22, 4:35 PM	38.1 K
✓ Synth Design (synth_design)				
Utilization - Synth Design	report_utilization		11/28/22, 4:35 PM	8.1 K
synthesis_report			11/28/22, 4:35 PM	28.2 K
Implementation				
∨ impl_1				
∨ Design Initialization (init_design)				
Timing Summary - Design Initialization	report_timing_summary	max_paths = 10; report_unconstrained = true;		
✓ Opt Design (opt_design)				
DRC - Opt Design	report_drc		11/28/22, 4:47 PM	1.5 K
Timing Summary - Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
→ Power Opt Design (power_opt_design)				
Timing Summary - Power Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
→ Place Design (place_design)				
■ IO - Place Design	report_io		11/28/22, 4:48 PM	146.6 K
Utilization - Place Design	report_utilization		11/28/22, 4:48 PM	10.9 K
Control Sets - Place Design	report_control_sets	verbose = true;	11/28/22, 4:48 PM	142.7 K
☐ Incremental Reuse - Place Design	report_incremental_reuse			
☐ Incremental Reuse - Place Design	report_incremental_reuse			
Timing Summary - Place Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		

port	Туре	Options	Modified	Size
∨ Design Initialization (init_design)				
Timing Summary - Design Initialization	report_timing_summary	max_paths = 10; report_unconstrained = true;		
∨ Opt Design (opt_design)				
DRC - Opt Design	report_drc		11/28/22, 4:47 PM	1.5 K
Timing Summary - Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
→ Power Opt Design (power_opt_design)				
Timing Summary - Power Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
→ Place Design (place_design)				
IO - Place Design	report_io		11/28/22, 4:48 PM	146.6 K
Utilization - Place Design	report_utilization		11/28/22, 4:48 PM	10.9 K
Control Sets - Place Design	report_control_sets	verbose = true;	11/28/22, 4:48 PM	142.7 K
☐ Incremental Reuse - Place Design	report_incremental_reuse			
☐ Incremental Reuse - Place Design	report_incremental_reuse			
Timing Summary - Place Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
→ Post-Place Power Opt Design (post_place_power_opt)	_design)			
Timing Summary - Post-Place Power Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
<ul> <li>Post-Place Phys Opt Design (phys_opt_design)</li> </ul>				
Timing Summary - Post-Place Phys Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
∨ Route Design (route_design)				
DRC - Route Design	report_drc		11/28/22, 4:50 PM	1.5 k
Methodology - Route Design	report_methodology		11/28/22, 4:50 PM	1.6 k
Power - Route Design	report_power		11/28/22, 4:50 PM	10.1 k
Route Status - Route Design	report_route_status		11/28/22, 4:50 PM	0.6 k
Timing Summary - Route Design	report_timing_summary	max_paths = 10; report_unconstrained = true;	11/28/22, 4:50 PM	184.5 k
Incremental Reuse - Route Design	report_incremental_reuse			
Clock Utilization - Route Design	report_clock_utilization		11/28/22, 4:50 PM	20.3 k
Bus Skew - Route Design	report_bus_skew	warn_on_violation = true;	11/28/22, 4:50 PM	1.1 k
implementation_log			11/28/22, 4:51 PM	44.7 k
→ Post-Route Phys Opt Design (post_route_phys_opt_deleter)  ———————————————————————————————————	esign)			
Timing Summary - Post-Route Phys Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true; warn_on_violation = true;		
Bus Skew - Post-Route Phys Opt Design	report_bus_skew	warn_on_violation = true;		
→ Write Bitstream (write_bitstream)				
report_webtalk				
implementation_log			11/28/22, 4:51 PM	44.7 k

Start Writing Synthesis Report

#### Report BlackBoxes:

Ĺ	BlackBox name	Insta	nces
11	arm_core_design_block_bd_auto_pc_0	i	1
12	arm_core_design_block_bd_arm_core_design_block_1_0	1	11
13	[arm_core_design_block_bd_processing_system_1_0	1	1
14	arm_core_design_block_bd_rst_processing_system_1_100M_0	1	1

### Report Cell Usage:

I	Cell	Cot	ınt
1	arm core design block bd arm core design block 1 0 bbox	-+ I	1
2	arm_core_design_block_bd_auto_pc_0_bbox	1	
3	arm_core_design_block_bd_processing_system_1_0_bbox	1	1
4	arm core design block bd rst processing system 1 100M 0 bbox	1	1

Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.

Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.

Synthesis Optimization Runtime: Time (s): cpu = 00:00:13; elapsed = 00:00:19. Memory (MB): peak = 1317.441; gain = 32.832

Synthesis Optimization Complete: Time (s): cpu = 00:00:20; elapsed = 00:00:21. Memory (MB): peak = 1317.441; gain = 32.832

Synthesis Optimization Complete: Time (s): cpu = 00:00:02; elapsed = 00:00:21. Memory (MB): peak = 1317.441; gain = 32.832

INFO: [Project 1-570] Franslating synthesized netlist

Neclist sorting complete. Time (s): cpu = 00:00:00; elapsed = 00:00:00:00.010. Memory (MB): peak = 1317.441; gain = 0.000

INFO: [Project 1-570] Freparing netlists for logic optimization

INFO: [Project 1-570] Freparing netlists for logic optimization

INFO: [Project 1-70] Freparing netlists for logic optimization

INFO: [Pr Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1317.441 ; gain = 32.832

Synth Design complete, checksum: ee581797
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth\_design completed successfully
synth\_design: Time (e): opu = 00:00:24; elapsed = 00:00:25. Memory (MB): peak = 1347.070; gain = 62.461
INFO: [Common 17-1381] The checkpoint 'C',FEEC522/jag33/Fro55\_real/netlist\_prof5\_test6/ip\_catalog/arm\_core\_design\_block.runs/synth\_l/arm\_core\_design\_block\_bd\_wrapper.dcp' has been generated.
INFO: [cruntol-4] Executing: report\_utilization -file arm\_core\_design\_block\_bd\_wrapper\_utilization\_synth.pb

## Conclusion

My design uses no multiplication with magnitude accurate results, My design has inputs and outputs which are not cycle depending on loading and unloading, however the calculations are done in a time dependent manner once the start signal is issued.