


Calculations of elements


My design allows the variables to be loaded in a non-systolic way (the inputs can be placed into design all at once) and yet load the elements into the cordic blocks in a pipelined systolic manner. This Allows it to be easily used in vitis because it's harder to control inputs that are very cycle and time dependent.

Arctan block




Shown above is the Arctan block which feeds back the Cosine for the next theta and a a_{i_i} value, the register saves that value for when it's done calculating that value and when it's time for a new matrix value, the register can be reset.

Rotation Block





Also shown above is the rotation block which feeds back the Cosine for the next theta and a a_{i_j} value, the register saves that value for when it's done calculating that value and when it's time for a new matrix value, the register can be reset. The registers feed into a latch such that the value is saved and reading the output at a certain cycle would not be necessary.


For the Q values, an identity matrix will be fed but since these values are constant as input registers, we don't have to have the identity matrix as a separate matrix input and instead make it built in



Unloading Variables:

Values coming out of the cordic blocks will be latched into the unloading subsystem which takes the input `reg_i`, which is the output of cordic. After a certain amount of changes of this value (for the case of values of R matrix is 4) the value will latch and only be reset after the REST signal is given. This ensures that the design can be read without having to be time / cycle dependent.





Testing in Model Composer:

These are two matrices that will be used to ensure design is correct

A1 Precalculation:

Result of the QR decomposition

$$Q = \begin{pmatrix} -0.7162 & 0.4036 & 0.4006 & 0.4045 \\ -0.2768 & -0.9128 & 0.1901 & 0.2324 \\ -0.3080 & -0.0051 & -0.8886 & 0.3398 \\ -0.5617 & -0.0620 & -0.1173 & -0.8167 \end{pmatrix}$$

$$R = \begin{pmatrix} -1.2285 & -0.8255 & -1.1173 & -0.6788 \\ 0.0000 & -0.6736 & 0.2953 & -0.3774 \\ 0.0000 & 0.0000 & 0.1523 & -0.5095 \\ 0.0000 & 0.0000 & 0.0000 & -0.1106 \end{pmatrix}$$

$$A = QR = \begin{pmatrix} 0.8799 & 0.3194 & 0.9805 & 0.0850 \\ 0.3401 & 0.8434 & 0.0687 & 0.4099 \\ 0.3784 & 0.2577 & 0.2073 & 0.6262 \\ 0.6900 & 0.5054 & 0.5914 & 0.5547 \end{pmatrix}$$

A2 Precalculation:

Result of the QR decomposition

$$Q = \begin{pmatrix} -0.1559 & -0.5651 & 0.7623 & 0.2745 \\ -0.5488 & -0.4745 & -0.2304 & -0.6486 \\ -0.1136 & -0.4612 & -0.5977 & 0.6459 \\ -0.8134 & 0.4928 & 0.0929 & 0.2947 \end{pmatrix}$$

$$R = \begin{pmatrix} -1.1838 & -0.8685 & -1.2304 & -1.1265 \\ 0.0000 & -1.0038 & -0.4083 & -1.0488 \\ 0.0000 & 0.0000 & 0.3803 & -0.2279 \\ 0.0000 & 0.0000 & 0.0000 & 0.3155 \end{pmatrix}$$

$$A = QR = \begin{pmatrix} 0.1845 & 0.7026 & 0.7124 & 0.6811 \\ 0.6496 & 0.9529 & 0.7813 & 0.9637 \\ 0.1345 & 0.5616 & 0.1008 & 0.9517 \\ 0.9629 & 0.2118 & 0.8349 & 0.4713 \end{pmatrix}$$

At first, before control for inputs and outputs were made, the design was fully systolic, meaning I was able to calculate the two matrix values of A1 and A2 one after the other. The outputs are below:

```

R1 =
-1.2269  -0.8223  -1.1075  -0.6766
      0   -0.6707   0.2980  -0.3734
      0      0    0.1549  -0.5016
      0      0      0      0.1147

Q1 =
-0.7069   0.4049   0.3906   0.4072
-0.2737  -0.9027   0.1865   0.2371
-0.3063  -0.0034  -0.8834   0.3298
-0.5612  -0.0618  -0.1055  -0.8101

R2 =
-1.1802  -0.8608  -1.2225  -1.1199
      0   -0.9979  -0.4034  -1.0466
      0      0    0.3802  -0.2363
      0      0      0      0.3119

Q2 =
-0.1517  -0.5587   0.7502  -0.2754
-0.5427  -0.4711  -0.2208   0.6490
-0.1122  -0.4601  -0.6001  -0.6287
-0.8130   0.4885   0.0883  -0.2913

```

Now for model composer, i tested the matrices separately after the handling of the inputs and outputs. To test A1 you must run Final_design_inputs,m and A2 will be Final_design_inputsa2.m, to read a matrix after simulation is Final_design_disp,m

Resource Usage:


Resource Analyzer: Arm_core_design_block				
Post Synthesis Resources: Clicking on an instance name highlights corresponding block/subsystem in t...				
Name	BRAMs (140)	DSPs (220)	LUTs (53200)	Registers (106400)
▶ Arm_core_design_block	0	0	37451	23319

LUT: 37451

Reg: 23319

Vivado:

The workspace used for Vivado was Netlist_proj5_test6 which should have all that was included. The exported hardware is in vitis_test6_agan folder which has the vitis testbench




Arm Vitis Section:

In Vitis A test bench was created, where I tested Both matrix A1 and A2 one after the other which gave me accurate results to that of model composer:

-----Praying for it working MODE-----	-----*Next Matrix*-----
-----A1-----	-----A2-----
{0.879883, 0.340088, 0.378418, 0.689941},	{0.184448, 0.649658, 0.134521, 0.962891},
{0.319458, 0.843384, 0.25769, 0.505371},	{0.702637, 0.962891, 0.561646, 0.211792},
{0.980469, 0.0687256, 0.207275, 0.591431},	{0.712402, 0.78125, 0.10083, 0.834961},
{0.0849609, 0.409912, 0.626221, 0.554688}}	{0.681152, 0.963745, 0.95166, 0.471313}}
-----R1-----	-----R2-----
{-1.22693, -0.822266, -1.10754, -0.676636},	{-1.18018, -0.866455, -1.22253, -1.11877},
{0.00000, -0.669556, 0.298584, -0.371704},	{0.00000, -1.00171, -0.400757, -1.03723},
{0.00000, 0.00000, 0.154663, -0.502686},	{0.00000, 0.00000, 0.381958, -0.227417},
{0.00000, 0.00000, 0.00000, 0.114746}}	{0.00000, 0.00000, 0.00000, 0.315552}}
-----Q1-----	-----Q2-----
{-0.706909, 0.405396, 0.389771, 0.407227},	{-0.151733, -0.552612, 0.752319, -0.273682},
{-0.273682, -0.901001, 0.186401, 0.237061},	{-0.542725, -0.474609, -0.22644, 0.643433},
{-0.306274, -0.00341797, -0.883423, 0.329834},	{-0.112183, -0.456665, -0.593384, -0.637695},
{-0.556152, -0.0582275, -0.105469, -0.810059}}	{-0.806519, 0.492554, 0.0897217, -0.286865}}
-----*Next Matrix*-----	
-----A2-----	

Vivado Report



Tcl Console Messages Log Reports Design Runs x Timing																					7 - 0 0	
Name	Control	Status	VNS	TNS	WNS	TNS	TPNS	Total Power	Failed Nodes	Methodology	RGN Score	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy	Part	Description
✓ synth_1 (active)	control_1	synth_design Complete										0	0	0	0	0	11/28/22, 4:41 PM	00:00:21	Unlabeled Synthesis Defaults (Unlabeled Synthesis 2022)	Unlabeled Synthesis Default Reports (Unlabeled Synthesis 2022)	xc7z020cpg484-1	Unlabeled Synthesis Defaults
✓ impl_1	control_1	with_hardware Complete	0.522	0.906	0.024	0.900	0.900	2.642	0			34132	2435	0	0	0	11/28/22, 4:48 PM	00:04:52	Unlabeled Implementation Defaults (Unlabeled Implementation 2022)	Unlabeled Implementation Default Reports (Unlabeled Implementation 2022)	xc7z020cpg484-1	Unlabeled Implementation Defaults
✓ Out-of-Context Module Runs																						
✓ arm_core_design_block_bd		Submodule Run Complete															11/28/22, 4:31 PM	00:03:54				

Tcl Console Messages Log Reports x Design Runs Timing				
Report	Type	Options	Modified	Size
▼ Synthesis				
▼ Synth Design (synth_design)				
Utilization - Synth Design	report_utilization		11/28/22, 4:46 PM	9.2 KB
synthesis_report			11/28/22, 4:46 PM	124.7 KB
▼ Out-of-Context Module Runs				
▼ arm_core_design_block_bd				
▼ Synth Design (synth_design)				
Utilization - Synth Design	report_utilization		11/28/22, 4:33 PM	8.2 KB
synthesis_report			11/28/22, 4:33 PM	204.1 KB
▼ Synth Design (synth_design)				
Utilization - Synth Design	report_utilization		11/28/22, 4:34 PM	8.0 KB
synthesis_report			11/28/22, 4:34 PM	55.4 KB
▼ Synth Design (synth_design)				
Utilization - Synth Design	report_utilization		11/28/22, 4:35 PM	7.6 KB
synthesis_report			11/28/22, 4:35 PM	38.1 KB
▼ Synth Design (synth_design)				
Utilization - Synth Design	report_utilization		11/28/22, 4:35 PM	8.1 KB
synthesis_report			11/28/22, 4:35 PM	28.2 KB
▼ Implementation				
▼ impl_1				
▼ Design Initialization (init_design)				
Timing Summary - Design Initialization	report_timing_summary	max_paths = 10; report_unconstrained = true;		
▼ Opt Design (opt_design)				
DRC - Opt Design	report_drc		11/28/22, 4:47 PM	1.5 KB
Timing Summary - Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
▼ Power Opt Design (power_opt_design)				
Timing Summary - Power Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
▼ Place Design (place_design)				
IO - Place Design	report_io		11/28/22, 4:48 PM	146.6 KB
Utilization - Place Design	report_utilization		11/28/22, 4:48 PM	10.9 KB
Control Sets - Place Design	report_control_sets	verbose = true;	11/28/22, 4:48 PM	142.7 KB
Incremental Reuse - Place Design	report_incremental_reuse			
Incremental Reuse - Place Design	report_incremental_reuse			
Timing Summary - Place Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		

Report	Type	Options	Modified	Size
Design Initialization (init_design)				
Timing Summary - Design Initialization	report_timing_summary	max_paths = 10; report_unconstrained = true;		
Opt Design (opt_design)				
DRC - Opt Design	report_drc		11/28/22, 4:47 PM	1.5 KB
Timing Summary - Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
Power Opt Design (power_opt_design)				
Timing Summary - Power Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
Place Design (place_design)				
IO - Place Design	report_io		11/28/22, 4:48 PM	146.6 KB
Utilization - Place Design	report_utilization		11/28/22, 4:48 PM	10.9 KB
Control Sets - Place Design	report_control_sets	verbose = true;	11/28/22, 4:48 PM	142.7 KB
Incremental Reuse - Place Design	report_incremental_reuse			
Incremental Reuse - Place Design	report_incremental_reuse			
Timing Summary - Place Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
Post-Place Power Opt Design (post_place_power_opt_design)				
Timing Summary - Post-Place Power Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
Post-Place Phys Opt Design (phys_opt_design)				
Timing Summary - Post-Place Phys Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true;		
Route Design (route_design)				
DRC - Route Design	report_drc		11/28/22, 4:50 PM	1.5 KB
Methodology - Route Design	report_methodology		11/28/22, 4:50 PM	1.6 KB
Power - Route Design	report_power		11/28/22, 4:50 PM	10.1 KB
Route Status - Route Design	report_route_status		11/28/22, 4:50 PM	0.6 KB
Timing Summary - Route Design	report_timing_summary	max_paths = 10; report_unconstrained = true;	11/28/22, 4:50 PM	184.5 KB
Incremental Reuse - Route Design	report_incremental_reuse			
Clock Utilization - Route Design	report_clock_utilization		11/28/22, 4:50 PM	20.3 KB
Bus Skew - Route Design	report_bus_skew	warn_on_violation = true;	11/28/22, 4:50 PM	1.1 KB
Implementation Log			11/28/22, 4:51 PM	44.7 KB
Post-Route Phys Opt Design (post_route_phys_opt_design)				
Timing Summary - Post-Route Phys Opt Design	report_timing_summary	max_paths = 10; report_unconstrained = true; warn_on_violation = true;		
Bus Skew - Post-Route Phys Opt Design	report_bus_skew	warn_on_violation = true;		
Write Bitstream (write_bitstream)				
report_webtalk				
Implementation Log			11/28/22, 4:51 PM	44.7 KB

Start Writing Synthesis Report

Report BlackBoxes:

BlackBox name	Instances
arm_core_design_block_bd_auto_pc_0	1
arm_core_design_block_bd_arm_core_design_block_1_0	1
arm_core_design_block_bd_processing_system_1_0	1
arm_core_design_block_bd_rst_processing_system_1_100M_0	1

Report Cell Usage:

Cell	Count
arm_core_design_block_bd_arm_core_design_block_1_0_bbox	1
arm_core_design_block_bd_auto_pc_0_bbox	1
arm_core_design_block_bd_processing_system_1_0_bbox	1
arm_core_design_block_bd_rst_processing_system_1_100M_0_bbox	1

Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1317.441 ; gain = 32.832

Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1317.441 ; gain = 32.832

Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1317.441 ; gain = 32.832

INFO: [Project 1-571] Translating synthesized netlist

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1317.441 ; gain = 0.000

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.047 ; gain = 0.000

INFO: [Project 1-111] Unisim Transformation Summary:

No Unisim elements were transformed.

Synth Design complete, checksum: ee581797

INFO: [Common 17-83] Releasing license: Synthesis

38 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully

synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1347.070 ; gain = 62.461

INFO: [Common 17-1381] The checkpoint 'C:/ELEC522/jag33/Proj5_real/netlist_proj5_test6/ip_catalog/arm_core_design_block_runs/synth_1/arm_core_design_block_bd_wrapper.dcp' has been generated.

INFO: [runtcl-4] Executing : report_utilization -file arm_core_design_block_bd_wrapper_utilization_synth.rpt -pb arm_core_design_block_bd_wrapper_utilization_synth.pb

Conclusion

My design uses no multiplication with magnitude accurate results, My design has inputs and outputs which are not cycle depending on loading and unloading, however the calculations are done in a time dependent manner once the start signal is issued.