# MaxTouch Driver Architecture (HA)

South China Pitter Liao 2024 May



### **ECN**

#### **v0.1** Driver version v4.11 (Jan 07/2022)

- added I2C communication for non-HA; added more details of Resync algorithm.
- added config update flowchart; add extra 1 page for selftest flowchat

#### **v0.2** Driver version v4.12 (Mar 03/2022)

- added `MPTT` DTS example
- added the way of getting out current OS firmware file directory

#### **v0.3** Driver version v4.12h (May 027/2024)

- CHG\_GPIOS comments
- Selftest diagram update
- Correct the page number index



# **Hardware Specification**



### **POR Sequence**


#### Power-on Reset

There is an internal Power-on Reset (POR) in the device.

If an external reset is to be used the device must be held in RESET (active low) while the digital (Vdd), analog (AVdd) and digital I/O (VddIO) power supplies are powering up. The supplies must have reached their nominal values before the RESET signal is deasserted (that is, goes high). This is shown in Figure 5-1. See Section 11.2 "Recommended Operating Conditions" for nominal values for the power supplies to the device.

A diode from AVDD to VDD is present in the device. If AVDD and VDD are driven from different supplies, the Vdd supply must be powered up earlier than AVdd.

#### FIGURE 5-1: POWER SEQUENCING ON THE MXT336UD-MAU001



Note: When using external RESET at power-up, VddIO must not be enabled after Vdd

It is recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the RESET line low.

After power-up, the device typically takes 122 ms to 362 ms before it is ready to start communications, depending on the configuration.

In POR sequence, Reset line **must** keep low level( < 0.3 \* VDDIO) until VDD reached valid voltage (~3.3v, see minimum VDD value in datasheet) and delay 90ns. Otherwise there is chance of POR failed.

Note, if your POR sequence is not matched, you should re-POR the device instead of asserting Reset\ Pin only.

Asserting the Reset\ Pin (without power rail) is only valid when POR successfully and later.

The HA chip Reset\ Pin is very important for retrieving the Seqnum, since after reset, the Sequm number will be 'Zero'.



### **Bootloader mode**


#### 2.2 Command Processor Force-flash Sequence

Write 0xA5 to the Command Processor Object's RESET field to enter the bootloader mode. Refer to the *Protocol Guide* for your device for information on how to do this.

#### 2.3 CHG and RESET Force-flash Sequence

With this sequence the <del>CHG</del> line is held low while the chip is powered up after a reset (see Figure 2-1).


Figure 2-1. CHG and RESET Force-flash Sequence



#### 2.4 RESET Toggling Force-flash Sequence

With this sequence the RESET line is asserted ten times in a row without communicating via the I<sup>2</sup>C-compatible bus between the resets.

Figure 2-2. RESET Toggling Force-flash Sequence



Bootloader mode is **only** for flash the firmware content. Because the chip has firmware inside original and we don't need this action normally. But we should know what's bootloader mode and how to avoid to enter it.

#### We have 3 methods to get into bootloader mode:

- 1. Send T6 reset command with dedicated parameter(0xA5)
- 2. Stretched CHG line for more than 50ms when Reset line de-assert.
- 3. Toggling Reset line for more than 10 times without I2C communication.

So you know how to entered the boot loader mode now, while you know how to avoid enter it by mistake.

For exiting the bootloader mode, you could re-POR or sensor exit command through I2C.

You could refer the MXTAN0216\_maXTouch\_Bootloader document for more details.



# **12C Specification**

#### 7.5 SDA and SCL

The I<sup>2</sup>C bus transmits data and clock with SDA and SCL, respectively. These are open-drain. The device can only drive these lines low or leave them open. The termination resistors (Rp) pull the line up to VddIO if no I<sup>2</sup>C device is pulling it down.

The termination resistors should be chosen so that the rise times on SDA and SCL meet the  $I^2C$  specifications for the interface speed being used, bearing in mind other loads on the bus. For best latency performance, it is recommended that no other devices share the  $I^2C$  bus with the maXTouch controller.

#### 7.6 Clock Stretching

The device supports clock stretching in accordance with the  $I^2C$  specification. It may also instigate a clock stretch if a communications event happens during a period when the device is busy internally. The maximum clock stretch is 2 ms and typically less than  $350 \, \mu s$ .

#### 11.9 I<sup>2</sup>C Specification

Parameter	Value
Address	0x4A
I <sup>2</sup> C specification <sup>(1)</sup>	Revision 6.0
Maximum bus speed (SCL) (2)	1 MHz
Standard Mode (3)	100 kHz
Fast Mode (3)	400 kHz
Fast Mode Plus (3)	1 MHz

- Note 1: More detailed information on I<sup>2</sup>C operation is available from www.nxp.com/documents/user\_manual/UM10204.pdf.
  - In systems with heavily laden I<sup>2</sup>C lines, even with minimum pull-up resistor values, bus speed may be limited by capacitive loading to less than the theoretical maximum.
  - 3: The values of pull-up resistors should be chosen to ensure SCL and SDA rise and fall times meet the I<sup>2</sup>C specification. The value required will depend on the amount of capacitance loading on the lines.

- Clock Stretching must be supported by host controller
- 2. I2C wave should match open document --- "I2C-bus specification and user manual" by NXP



# **I2C Communication(HA)**

#### <1> Writing the Normal Object


#### 7.2 Writing To the Device

An I<sup>2</sup>C WRITE cycle consists of the following bytes:

START	1 bit	I <sup>2</sup> C START condition
SLA+W	1 byte	I <sup>2</sup> C address of the device (see Section 7.1 "I2C Address")
Address (LSByte, MSByte)	2 bytes	Address of the location at which the data writing starts. This address is stored as the address pointer.
Data	0 11 bytes	The actual data to be written. The data is written to the device, starting at the location of the address pointer. The address pointer returns to its starting value when the $I^2C$ STOP condition is detected. Note that a maximum of 11 bytes of data can be written in any one transaction.
Sequence number	1 byte	The sequence number for this write. The sequence number must start at 0 for the first write after power-up/reset and incremented by 1 for each subsequent write. When the sequence number reaches 255, it is reset to 0.
CRC	1 byte	An 8-bit CRC that includes all the bytes that have been sent, including the two address bytes, but not the SLA+W byte. If the device detects an error in the CRC during a write transfer, a COMSERR fault is reported by the Command Processor T6 object.
STOP	1 bit	I <sup>2</sup> C STOP condition

Figure 7-1 shows an example of writing three bytes of data to contiguous addresses starting at 0x1234.

#### FIGURE 7-1: EXAMPLE OF A THREE-BYTE WRITE STARTING AT ADDRESS 0x1234



The object writing operation finishes in one transmit cycle, the `Seqnum(W)` and `CRC` is required in data content.

The Touch controller asserting the ACK mostly means package is received and self `Seqnum(W)` will be incremented by 1 (No matter whether the Seqnum(W) and CRC are matched in package data).



#### <2> Reading the Normal Object

#### 7.3 Reading From the Device

Two I<sup>2</sup>C bus activities must take place to read from the device. The first activity is an I<sup>2</sup>C write to set the address pointer (LSByte then MSByte). The second activity is the actual I<sup>2</sup>C read to receive the data. The address pointer returns to its starting value when the read cycle NACK or STOP is detected.

It is not necessary to set the address pointer before every read. The address pointer is updated automatically after every read operation. The address pointer will be correct if the reads occur in order. In particular, when reading multiple messages from the Message Processor T5 object, the address pointer is automatically reset to the address of the Message Processor T5 object, in order to allow continuous reads (see Section 7.3.3 "Reading Status Messages with DMA").

The WRITE and READ cycles consist of a START condition followed by the I<sup>2</sup>C address of the device (SLA+W or SLA+R respectively).

NOTE

Note that only certain read operations include a CRC of the data packets (see Section 7.3.1 "checksums for Read Transactions").

Figure 7-2 shows the I<sup>2</sup>C commands to read four bytes starting at address 0x1234.

#### FIGURE 7-2: EXAMPLE OF A FOUR-BYTE READ STARTING AT ADDRESS 0x1234

#### **Set Address Pointer**



#### Read Data



NAT

At least one data byte must be read during an  $I^2$ C READ transaction; it is illegal to abort the transaction with an  $I^2$ C STOP condition without reading any data.

The object reading operation finishes in two transmit cycles, the `Seqnum(W)` and `CRC` is required in first setting address package.

#### <First cycle>

- The Touch controller asserting the ACK mostly means package is received and self `Seqnum(W)` will be incremented by 1 (No matter whether the Seqnum(W) and CRC are matched in package data).
- If the Seqnum(W) and CRC are both matched, slave will allocate the address pointer to current address of the package.

#### <Second cycle>

 The Slave will report the data without `Seqnum(W)` and `CRC` packed. Be noted only the 1st cycle is verified successfully, the data in 2<sup>nd</sup> cycle will be valid, otherwise the data is unspecified.



#### <3> Reading message from T5 with single package

#### 7.3.2 READING A MESSAGE FROM THE MESSAGE PROCESSOR T5 OBJECT


An I<sup>2</sup>C read of the Message Processor T5 object contains the following bytes:

START	1 bit	I <sup>2</sup> C START condition
SLA+R	1 byte	I <sup>2</sup> C address of the device (see Section 7.1 "I2C Address")
Report ID	1 byte	Message report ID
Data	1 or more bytes	The message data (size = size of Message Processor T5 MESSAGE field)
Sequence number	1 byte	The Message Processor T5 sequence number for this read. The sequence number starts at 0 for the first write after power-up/reset and is incremented by 1 for each subsequent read, wrapping round when it reaches 255.
CRC	1 byte	An 8-bit CRC for the Message Processor T5 report ID, message data and sequence number
STOP	1 bit	I <sup>2</sup> C STOP condition

Figure 7-3 shows an example read from the Message Processor T5 object. To read multiple messages using Direct Memory Access, see Section 7.3.3 "Reading Status Messages with DMA".

#### FIGURE 7-3: EXAMPLE READ FROM MESSAGE PROCESSOR T5

#### **Set Address Pointer**



#### **Read Data**



Message Processor T5 Object

The object reading operation finishes in two transmit cycles, the `Seqnum(W)` and `CRC` is required in first setting address package. The 2<sup>nd</sup> response data will be packed by `Sequm(R)` and `CRC` information.

#### <First cycle>

Same as before.

#### <Second cycle>

 The Slave will report the data with `Seqnum(R)` and `CRC` packed.

Noted only the 1st cycle is verified successfully, the data in 2<sup>nd</sup> cycle will be valid, otherwise the data is un-specified.

The `Sequm(R)` is different with the `Sequm(W)`, it's the message's reading cycle sequence number, and it will be omitted by host normally (useless).

#### Note:

Sequm(W): The write cycle Sequm Sequm(R): The reading cycle Sequm

 If Sequm is written without suffix () literally, we might consider it as Sequm(W) since it's the only sequence number used in the host driver.



#### <4> Reading message from T144 with multi-packages

#### 7.3.3 READING STATUS MESSAGES WITH DMA


The device facilitates the easy reading of multiple messages using a single continuous read operation. This allows the host hardware to use a Direct Memory Access (DMA) controller for the fast reading of messages, as follows:


- The host uses a write operation to set the address pointer to the start of the Message Count T144 object, if necessary. Note that the STOP condition at the end of the read resets the address pointer to its initial location, so it may already be pointing at the Message Count T144 object following a previous message read.
- 2. The host starts the read operation of the message by sending a START condition.
- The host reads the Message Count T144 object (two bytes) to retrieve a count of the pending messages, plus the 8-bit CRC.
- 4. The host calculates the number of bytes to read by multiplying the message count by the size of the Message Processor T5 object. Note that the host should have already read the size of the Message Processor T5 object in its initialization code.
  - Note that the size of the Message Processor T5 object as recorded in the Object Table includes the sequence number and checksum bytes.
- 5. The host reads the calculated number of message bytes. It is important that the host does not send a STOP condition during the message reads, as this will terminate the continuous read operation and reset the address pointer. No START and STOP conditions must be sent between the messages.
- The host sends a STOP condition at the end of the read operation after the last message has been read. The NACK condition immediately before the STOP condition resets the address pointer to the start of the Message Count T144 object.

Figure 7-4 shows an example of using a continuous read operation to read three messages from the device.

#### FIGURE 7-4: CONTINUOUS READ EXAMPLE

#### **Set Address Pointer**





The object reading operation finishes in two transmit cycles, the `Seqnum(W)` and `CRC` is required in first setting address package. The 2<sup>nd</sup> response data will have 2 parts:

- 1. T144 Object data
- It's same as the normal `Reading the Normal Object` operation. The CRC you saw it's an object content of T144, not the packed content.
- 1. T5 Message data:
- It's a bundle of messages which are same as former T5 content format of each.

Note: Normally, we will access T144 first to get out of the message count, and then using single message reading to get out the messages one by one instead of the multi-packages reading.

#### <1> Writing the Normal Object


#### 8.2 Writing To the Device

A WRITE cycle to the device consists of a START condition followed by the I<sup>2</sup>C address of the device (SLA+W). The next two bytes are the address of the location into which the writing starts. The first byte is the Least Significant Byte (LSByte) of the address, and the second byte is the Most Significant Byte (MSByte). This address is then stored as the address pointer.

Subsequent bytes in a multi-byte transfer form the actual data. These are written to the location of the address pointer, location of the address pointer + 1, location of the address pointer + 2, and so on. The address pointer returns to its starting value when the WRITE cycle STOP condition is detected.

Figure 8-1 shows an example of writing four bytes of data to contiguous addresses starting at 0x1234.

#### FIGURE 8-1: EXAMPLE OF A FOUR-BYTE WRITE STARTING AT ADDRESS 0X1234



#### 8.3 I<sup>2</sup>C Writes in Checksum Mode

In I<sup>2</sup>C checksum mode an 8-bit CRC is added to all I<sup>2</sup>C writes. The CRC is sent at the end of the data write as the last byte before the STOP condition. All the bytes sent are included in the CRC, including the two address bytes. Any command or data sent to the device is processed even if the CRC fails.

To indicate that a checksum is to be sent in the write, the most significant bit of the MSByte of the address is set to 1. For example, the I<sup>2</sup>C command shown in Figure 8-2 writes a value of 150 (0x96) to address 0x1234 with a checksum. The address is changed to 0x9234 to indicate checksum mode.

#### FIGURE 8-2: EXAMPLE OF A WRITE TO ADDRESS 0X1234 WITH A CHECKSUM



For Non-HA chips, the write action could have Checksum or not.

For Checksum mode writing, the address pointer should set to 1 at bit[8], and an extra suffix of CRC byte is added.



#### <2> Reading the Normal Object

#### 8.4 Reading From the Device

Two I<sup>2</sup>C bus activities must take place to read from the device. The first activity is an I<sup>2</sup>C write to set the address pointer (LSByte then MSByte). The second activity is the actual I<sup>2</sup>C read to receive the data. The address pointer returns to its starting value when the read cycle NACK is detected.


It is not necessary to set the address pointer before every read. The address pointer is updated automatically after every read operation. The address pointer will be correct if the reads occur in order. In particular, when reading multiple messages from the Message Processor T5 object, the address pointer is automatically reset to allow continuous reads (see Section 8.5 "Reading Status Messages with DMA").

The WRITE and READ cycles consist of a START condition followed by the I<sup>2</sup>C address of the device (SLA+W or SLA+R respectively). Note that in this mode, calculating a checksum of the data packets is not supported.

Figure 8-3 shows the I<sup>2</sup>C commands to read four bytes starting at address 0x1234.

#### FIGURE 8-3: EXAMPLE OF A FOUR-BYTE READ STARTING AT ADDRESS 0X1234

Set Address Pointer




#### **Read Data**




For normal object reading, the is data read without CRC is supported only.



#### <3> Reading message from T5 with single package





#### The object reading of T5:

- 1. Non-CRC mode:
- It's same as the operation of `Reading the Normal Object`, just set the address value to T5 address.
- 2. CRC mode:
- there could be CRC mode supported. The most significant bit of the MSByte of the address is set to 1. and the suffix CRC byte is added. The address value should be T5 or T44 address value.



<4> Reading message from T44 with multi-packages(without CRC)

#### 8.5 Reading Status Messages with DMA

The device facilitates the easy reading of multiple messages using a single continuous read operation. This allows the host hardware to use a direct memory access (DMA) controller for the fast reading of messages, as follows:

- The host uses a write operation to set the address pointer to the start of the Message Count T44 object, if necessary. Note that the STOP condition at the end of the read resets the address pointer to its initial location, so it may already be pointing at the Message Count T44 object following a previous message read. If a checksum is required on each message, the most significant bit of the MSByte of the read address must be set to 1.
- 2. The host starts the read operation of the message by sending a START condition.
- 3. The host reads the Message Count T44 object (one byte) to retrieve a count of the pending messages.
- 4. The host calculates the number of bytes to read by multiplying the message count by the size of the Message Processor T5 object. Note that the host should have already read the size of the Message Processor T5 object in its initialization code.
- Note that the size of the Message Processor T5 object as recorded in the Object Table includes a checksum byte.
   If a checksum has not been requested, one byte should be deducted from the size of the object.
   That is: number of bytes = count × (size 1).
- The host reads the calculated number of message bytes. It is important that the host does not send a STOP condition during the message reads, as this will terminate the continuous read operation and reset the address pointer. No START and STOP conditions must be sent between the messages.
- The host sends a STOP condition at the end of the read operation after the last message has been read. The NACK condition immediately before the STOP condition resets the address pointer to the start of the Message Count T44 object.

Figure 8-4 shows an example of using a continuous read operation to read three messages from the device without a checksum. Figure 8-5 shows the same example with a checksum.

#### FIGURE 8-4: CONTINUOUS MESSAGE READ EXAMPLE – NO CHECKSUM

Set Address Pointer



Read Message Count Continuous Read Message Count Object Read Message Data (size - 1) bytes Report ID Data Message Processor Object - Message # 1 Data Message Processor Object - Message # 2 Message Processor Object - Message # 3

The object reading operation finishes in two transmit cycles:


- 1. Set the address pointer to T44 or T5
- 2. Data likes feedback likes 'Reading the Normal Object' operation but T5 will looping to pop up when continuously reading until stop



<4> Reading message from T44 with multi-packages(with CRC)

### FIGURE 8-5: CONTINUOUS MESSAGE READ EXAMPLE – I<sup>2</sup>C CHECKSUM MODE Set Address Pointer





#### CRC mode main difference with Non-CRC mode:

- 1. First set address pointer command should using `Writing the Normal Object` with Checksum byte.
- 2. The response data of T44 is without CRC byte.
- 3. The response data of T5 has CRC byte in each end of the package.



### Interrupt assert

#### CHG line

The CHG line is an active-low, open-drain output that is used to alert the host that a new message is available in the Message Processor T5 object. This provides the host with an interrupt-style interface with the potential for fast response times. It reduces the need for wasteful I<sup>2</sup>C communications.

NOTE


The host should always use the CHG line as an indication that a message is ready to be read from the Message Processor T5 object; the host should never poll the device for messages.

The CHG line should always be configured as an input on the host during normal usage. This is particularly important after power-up or reset (see Section 5.0 "Power-up / Reset Requirements").

A pull-up resistor is required to VddIO (see Section 2.0 "Schematic").

The  $\overline{\text{CHG}}$  line operates in two modes when it is used with I<sup>2</sup>C communications, as defined by the Communications Configuration T18 object.

#### FIGURE 7-5: CHG LINE MODES FOR I<sup>2</sup>C-COMPATIBLE TRANSFERS



Interrupt line is asserting by **low level**. That meaning if there is any message put in T5 message FIFO (or T144 is not Zero) the Interrupt is asserted.

When host acknowledge the interrupt asserting, the host will initialize the I2C transmitting. In I2C transmitting interval, the CHG could de-assert(Mode 0) and keep asserted(Mode 1), And then decide the next round level by Stop(Mode 0) or last message in T5 FIFO (Mode 1).

(Actual it's not so important to select Mode 0 or 1, we use Mode 0 as default)

For host triggering mode of interrupt handler, we should use Low level to trigger it.

But how about if host want to set **Falling Edge** to trigger interrupt handler: The chip must be configured as **Re-trigger** mode in T18 (see next page)

Note, The interrupt is asserted if any message is in T5, the message is **not only** meaningful for the touch event occurred(T15/100), **but also same** meaningful for any other object. Specially, when POR completed, there are `reset message` come out for T6. So, when chip boots up normally, the interrupt will toggle to low before your readout the message.



### Interrupt assert

(Retrigen mode)

TABLE 6-19: CONFIGURATION FOR COMMUNICATIONS CONFIGURATION T18
(SPT\_COMMSCONFIG\_T18)

Byte	Field	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4		Bit 2	Bit 1	Bit 0
0	CTRL	Reserved	RETRIGEN	Reserved		HISPEEDSPI	MODE	Reserved	
1	COMMAND	CHG line command code							

#### CTRL Field


MODE: Selects the CHG line mode for I<sup>2</sup>C communications over the I<sup>2</sup>C interface. If this bit is set to 0 (the default), the CHG line operates in Mode 0. If this bit is set to 1, the CHG line operates in Mode 1. Refer to the relevant device *Datasheet* for more information on the CHG line modes.

**HISPEEDSPI:** If this bit is set to 1, debug data is sent over High Speed SPI. If this bit is set to 0 (default), debug data is sent over Normal Speed SPI (the normal speed for Microchip touchscreen products).

**RETRIGEN:** Enables  $\overline{\text{CHG}}$  line host retriggering mode. This provides extra edge-based interrupts to the host on the  $\overline{\text{CHG}}$  line. This mode is enabled if this bit is set to 1 and disabled if set to 0. If this mode is enabled, the  $\overline{\text{CHG}}$  line is deasserted once every acquisition cycle for 50  $\mu$ s and then re-asserted. This creates edges on the  $\overline{\text{CHG}}$  line for the host in case it missed the  $\overline{\text{CHG}}$  line being asserted.

This re-triggering mechanism is performed once every acquisition cycle, if the time elapsed since last time the CHG line was asserted is greater than 10 ms. This means that, if the configured acquisition interval is less than 10 ms then one or more extra acquisition cycles will be necessary to lapse for the CHG line to be re-triggered, as determined by Power Configuration T7 IDLEACQINT and ACTVACQINT (see "IDLEACQINT and ACTVACQINT Fields").

Note that if command code 2 or 3 is set in the COMMAND field, then the command will override the RETRIGEN mode setting.




The Retrigen mode is controlled by T18 Byte[0] Bit[6].

When enabled the Retrigen mode, CHG will deassert as each acquisition cycle with 50us interval (high level pulse).

The T7 will control the acquisition cycle, so decides the Retrigen frequency.








Family ID Variant ID Version ID Build Information Matrix X Size Matrix Y Size Information Number of Object Table Elements Type Object Table T144 Object Table T5 Object Start Address(16bit) Table Object Table Element n on Block Checksum Instances - 1 Object T144 Number of Report IDs Per Instance Object T7 -Objects Object T18 Object T100

The Host could only access the Generic Memory Area. There a 2 parts of the Generic Memory:

- **Information Block** The information block will description store the Objects description --- Type, Address, Size, Instances, Report ID counts. There are 2 sub zones:
  - a) ID information descript the chip information: Chip ID, Objects count.
  - b) Object table descript index information of each object.
- **Objects** the virtual register content:
  - a) T44/144 the messages' count in FIFO
  - b) T5 the messages' FIFO
  - c) Other general objects.

The Host driver purpose: Through the driver we could read out finger touch event (the T100 message stored in the T5 FIFO). And we will show you that at next pages.



We have set our target: to read out finger touch event for the touch controller. The finger event is formatted by the T100 message. And All the messages are stored in the T5 FIFO. So, to achieve the target, we need get 2 necessary details:

- 1. T5 Object address We should retrieve the T100 message from there
- 2. T100 Report ID The identifier of indicating which one is the T100 message in the FIFO
- 3. T15 Report ID The Key button event ID in the FIFO

We are step by step now:


- 1. Read out the Information block
- 2. Parse the Object Table and get the T44/144/T5 address and T15/100 Report IDs
- 3. Interrupt Handler:
  - a) Register Interrupt Function with Low Level Trigger
  - b) In Interrupt handler
    - Read T44/144 message count
    - Read the T5 FIFO and check the Message RID. If the RID in T15/100 Report IDs range, then start to extract touch information

It looks easy, so it is.



(1 Read out the Information block)

#### Information Block




#### Read out the Information block

- 1. Read 7-bytes ID information block starting at address 0
- 2. Calculate the Information block size: EachElementSize \* NumObjects + CrcSize
- 3. Read rest of info block after id block with offset 7
- 4. Extract & calculate checksum

```
Read 7-bytes ID information block starting at address 0 */
   size = sizeof(struct mxt info);
   __mxt_read_reg_crc(data->client, 0, size, id_buf, data, F_R_SEQ);
/* 2 Calculate the Information block size */
   num objects = ((struct mxt info *)id buf)->object num;
   size += (num objects * sizeof(struct mxt object))
       + MXT_INFO_CHECKSUM_SIZE;
/* 3 Read rest of info block after id block */
   __mxt_read_reg_crc(client, MXT_OBJECT_START, (size - MXT_OBJECT_START),
       (id_buf + MXT_OBJECT_START), data, F_R_SEQ);
/* 4 Extract & calculate checksum */
   crc ptr = id buf + size - MXT INFO CHECKSUM SIZE;
   info_crc = crc_ptr[0] | (crc_ptr[1] << 8) | (crc_ptr[2] << 16);</pre>
   calculated crc = mxt calculate crc(id buf, 0,
                      size - MXT INFO CHECKSUM SIZE);
   if (info crc != 0 && info crc == calculated crc) {
       /* Oh ye, CRC matched! To do next step:
          Parse Object table */
```



(2 Parse the Object Table and get the T5 address and T100 Report IDs)



#### Parse the Object Table

- 1. Valid Report IDs start counting from 1
- 2. Iterate each item in Object Table, record the address, size, and calculate the accumulated Report ID
- 3. The Report accumulated by: Last RID + NumInstance \* NumIDsPerInstance

Now we have got the T5/T44/T144/T15/T100 information. The Initialization process is mostly finished. We will register the interrupt and handle it in next step.

```
Valid Report IDs start counting from 1 */
reportid = 1:
/* Iterate each table element */
for (i = 0; i < object_num; i++) {
       struct mxt_object *object = object_table + i;
       /* Accumulate the Report ID of current object */
       num instances = mxt obj instances(object);
       if (object->num_report_ids) {
            min_id = reportid;
            reportid += object->num report ids *
                    num instances;
           max id = reportid - 1;
       } else {
           min_id = 0;
            \max id = 0;
       /* Record the information of target Object*/
       switch (object->type) {
       case MXT GEN MESSAGE T5:
          data->T5_msg_size = mxt_obj_size(object); // CRC mode
          data->T5 address = object->start address;
       case MXT_TOUCH_MULTITOUCHSCREEN_T100:
            data->multitouch = MXT TOUCH MULTITOUCHSCREEN T100;
           data->T100 reportid min = min id;
            data->T100 reportid max = max id;
            data->T100_instances = num_instances;
            /* first two report IDs reserved */
            data->num_touchids = object->num_report_ids - MXT_RSVD_RPTIDS;
            break;
       case MXT TOUCH MULTI T9:
           break;
        case MXT_TOUCH_KEYARRAY_T15:
            data->T15 reportid min = min id;
           data->T15 reportid max = max id;
            data->T15_instances = num_instances;
           break;
       case MXT SPT MESSAGECOUNT T144:
            data->T144 address = object->start address;
            data->msg count size = mxt obj size(object);
            break;
       case MXT_SPT_MESSAGECOUNT T44:
            break;
```



(3.a Register Interrupt Function)

We need register the interrupt function as the platform API

Here the interrupt function is:

```
mxt_interrupt()
```

The Interrupt trigger mode is Low level:

```
irqflags = IRQF_TRIGGER_LOW
```

If we want to register the trigger mode as `IRQF\_TRIGGER\_FALLING`, be careful we should enable the `Retrigen` bit in the T18 config file.

It's quite easy, now we just wait for the interrupt event which trigger from touch control CHG line

#### Note:

- 1. In mxt\_check\_retrigen() function, there will check the interrupt mode.
- In \_\_hard\_reset() function, if defined the Macro CONFIG\_MXT\_POR\_CHG\_WAINTING\_LEVEL, you should enable correct CHG level to wait.

```
tatic int mxt_check retrigen(struct mxt data *data)
                                                                                > irqflags
    int val:
    int buff;
#if (LINUX VERSION CODE >= KERNEL VERSION(4, 0, 0))
    unsigned long irqflags;
   data->use retrigen workaround = false;
    /*Iqnore when using level triggered mode */
#if (LINUX VERSION CODE >= KERNEL VERSION(4, 0, 0))
    irqflags = irq get trigger type(data->irq);
    if (irqflags & IRQF TRIGGER LOW) {
        dev info(&client->dev, "Get Irqflags 0x%lx, will check Retrigen mode\n", irqflags);
#else
    //assume request threaded irq() default using IRQF TRIGGER LOW as trigger mode
   return 0;
#endif
static int hard reset(struct mxt data *data, u8 flag)
 #ifdef CONFIG MXT POR CHG WAINTING LEVEL
        if (data->chg gpio)
           msleep(MXT RESET TIME);
            for (count = 0; count <= (MXT RESET INVALID CHG - MXT RESET TIME) / MXT RESET CHG CHECK TIME; count++)
                  gpiod get value(data->chg gpio)
                   !gpio get value(data->chg gpio)
               msleep(MXT RESET CHG CHECK TIME);
           dev info(&data->client->dev,
               "Hardware Reset waiting for %d + (%d x %d ms)", MXT RESET TIME, count, MXT RESET CHG CHECK TIME);
```

(3.b Interrupt Handler)

Now we fill in the mxt interrupt() stuffs.

We put mxt\_process\_messages\_t44\_t144() to handle the message.

- 1. Read T44/144 message count
- 2. Loop reading the message from T5 FIFO mxt\_read\_and\_process\_messages()
- 3. If the RID (message byte[0]) is in target Report IDs range, then start to extract touch information:
  - We call mxt\_proc\_t<n>\_message() to handle the extraction

We will demonstrate extract the T<n> message in next step

```
static irgreturn t mxt interrupt(int irg, void *dev id)
   return mxt_process_messages_t44_t144(data);
static irqreturn_t mxt_process_messages_t44_t144(struct mxt_data *data)
   /* Read T44/144 message count */
   /* For new HA parts, read only T144 count */
   if (data->T144 address) {
     address = data->T144 address;
   } else {
      address = data->T44_address;
   mxt_read_reg_auto(data->client, address,
           data->msg count size, data->msg buf, data);
   count = data->msg buf[0];
   /* Process remaining messages if necessary */
   mxt_read_and_process_messages(data, count);
static int mxt_read_and_process_messages(struct mxt_data *data, u8 count)
   for (i=0; i < count; i++) {
       mxt read reg auto(data->client, data->T5 address,
           data->T5_msg_size, data->msg_buf, data);
       /* Process the message */
       mxt_proc_message(data, data->msg_buf);
static int mxt_proc_message(struct mxt_data *data, u8 *message)
   u8 report id = message[0];
   /* Read the T5 FIFO and check the Message RID.
       If the RID in T100 Report IDs range, then start to extract touch information */
   if (report_id >= data->T100_reportid_min &&
           report id <= data->T100 reportid max) {
        mxt proc t100 message(data, message);
   } else if (report id >= data->T15 reportid min &&
          report_id <= data->T15_reportid_max) {
       mxt_proc_t15_message(data, message);
```

(3.b Interrupt Handler/T100 Touch Screen)

We should lookup the protocol about the T100 message format, that you could call Microchip support or download the MXTAN0213 document directly.

Now we got the T100 message format,
The 1<sup>st</sup> Report ID of T100 is Screen Status Message
The 2<sup>nd</sup> Report ID of T100 is Reserved
From 3<sup>rd</sup> Report ID to maximum of this instance, that's the finger tracking ID, from 1 to maximum.

So we will ignore 1<sup>st</sup> and 2<sup>nd</sup> report ID, directly decode from 3<sup>rd</sup> IDs.

TABLE 4-20: MESSAGE DATA FOR MULTIPLE TOUCH TOUCHSCREEN T100 (TOUCH\_MULTITOUCHSCREEN\_T100)

Byte	Field	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
1	TCHSTATUS	DETECT		TYPE			EVENT						
2	XPOS		X position LSByte										
3	APOS				X position MSByte								
4	YPOS				Y position	n LSByte							
5	1705	Y position MSByte											
6-9	AUXDATA[]		Auxiliary data										

- Get TCHSTATUS BIT[7] to decide whether a touch detected
- Get out X/Y position
- Report the even

The message extracting is finished, all the things down. We are just waiting for the interrupt occurred now!

```
static void mxt_proc_t100_message(struct mxt_data *data, u8 *message)
   /* Determine id of finger touch only */
   id = (message[0] - data->T100 reported min - MXT RSVD RPTIDS);
    /* Skip SCRSTATUS events */
   if (id < 0)
       return;
   /* Get status and x/y information */
   status = message[1];
   x = get_unaligned_le16(&message[2]);
   y = get_unaligned_le16(&message[4]);
   /* report finger ID */
   input_mt_slot(input_dev, id);
   if (status & MXT_T100_DETECT) {
       /* report finger pressed */
       input_mt_report_slot_state(input_dev_sec, tool, 1);
       /* report x/y axis */
       input_report_abs(input_dev_sec, ABS_MT_POSITION_X, x);
       input_report_abs(input_dev_sec, ABS_MT_POSITION_Y, y);
       /* report finger released */
       input mt_report_slot_state(input_dev, 0, 0);
```



(3.b Interrupt Handler/T15 Key Array)

We will lookup the protocol about the T15 message format, that you could call Microchip support or download the MXTAN0213 document directly.

All Keys' event in one instance share one dedicated Report ID. Each instance could support up to 16 keys. We see the format as below:

TABLE 4-7: MESSAGE DATA FOR KEY ARRAY T15 (TOUCH\_KEYARRAY\_T15)

Byte	Field	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1	STATUS	DETECT	Reserved								
2	KEYSTATE	KEY7	KEY6	KEY5	KEY4	KEY3	KEY2	KEY1	KEY0		
3	REISIAIE	KEY15	KEY14	KEY13	KEY12	KEY11	KEY10	KEY9	KEY8		

#### STATUS Field

Reports the current status of the object.

**DETECT:** Set if any key is in a touched state.

#### **KEYSTATE Field**

Reports the state of each key, one bit per key; 0 = key is untouched, 1 = key is touched.

- Byte[1]: the whole status of any key is detected.
- Byte[2~3]: indicated which key is pressed.

```
static void mxt_proc_t15_messages(struct mxt_data *data, u8 *msg)
   static unsigned long t15 keystatus = 0; // Key state recorder
   const unsigned int t15_num_keys = 3; // Number of key used
   unsigned long keystates = (msg[2] | (u16)msg[3] << 8); // Key state message</pre>
   for (key = 0; key < t15_num_keys; key++) {</pre>
       curr state = test bit(key, &t15 keystatus);
       new state = test bit(key, &keystates);
        if (!curr_state && new_state) {
            __set_bit(key, &t15_keystatus);
           input_event(input_dev, EV_KEY,
                    key, 1);
       } else if (curr_state && !new_state) {
           // Released
            __clear_bit(key, &t15_keystatus);
           input_event(input_dev, EV_KEY,
                    key, 0);
```



(3.b Interrupt Handler/T9 Touch Screen)

T9 is the legacy touch screen object used with special purpose(Before S series, MPTT), we might use it in some condition and wrote the code here

Now we got the T9 message format, Each Report ID means a finger tracking ID.

**Table 5-6.** Message Data for TOUCH\_MULTITOUCHSCREEN\_T9

Byte	Field	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1	STATUS	DETECT	PRESS	RELEASE	MOVE	VECTOR	AMP	SUPPRESS	UNGRIP		
2	XPOSMSB	X position MSByte									
3	YPOSMSB		Y position MSByte								
4	XYPOSLSB		X positi	ion Isbits			Y position lsbits				
5	TCHAREA				Size of	touch					
6	TCHAMPLITUDE		Touch amplitude (sum of measured deltas)								
7	TCHVECTOR		Comp	onent 1			Compo	onent 2			

Note: The format for the XYPOSLSB fields depend on the resolution (10-bit or 12-bit); see page 34.

- Get STATUS BIT[7] to decide whether a touch detected
- Get out X/Y position
- Report the even

Note for different resolution of X/Y configured, the X/Y position may use different LSB decode:

```
static void mxt_proc_t9_message(struct mxt_data *data, u8 *message)
   id = message[0] - data->T9_reportid_min;
   status = message[1];
   x = ((u16) message[2] << 4) | ((message[4] >> 4) & 0xf);
   y = ((u16) message[3] << 4) | ((message[4] & 0xf));
    /* Handle 10/12 bit switching */
   if (data->max_x < 1024)
        x >>= 2;
   if (data->max y < 1024)
       y >>= 2;
   input mt slot(input dev, id);
   if (status & MXT T9 DETECT) {
        /* Touch active */
        input_mt_report_slot_state(input_dev, tool, 1);
       input_report_abs(input_dev, ABS_MT_POSITION_X, x);
       input_report_abs(input_dev, ABS_MT_POSITION_Y, y);
   } else {
       /* Touch no longer active, close out slot */
       input_mt_report_slot_state(input_dev, MT_TOOL_FINGER, 0);
```

Table 5-7. X Position Formats

	XPOSMSB							XYPOSLSB							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	BIt 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
10-bit Format															
512	256	128	64	32	16	8	4	2	1	N	/A	,	Y positi	on Isbits	5
12-bit Format															
2048	1024	512	256	128	64	32	16	8	4	2	1		Y positi	on Isbits	3


Table 5-8. Y Position Formats

YPOSMSB							XYPOSLSB								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
10-bit Format															
512	256	128	64	32	16	8	4		X position	on Isbits	;	2	1	N	/A
12-bit Format															
2048	1024	512	256	128	64	32	16	X position lsbits			8	4	2	1	





(Code)



You could get the driver code from the Github (4.x branch): https://github.com/PitterL/maXTouch\_linux


It's forked from official release "<u>maXTouch-v4.19-20211130-v3.5</u>" but with many fixed code and extensions.

You could find the diff information from this document appendix. You could contact me with mail pitter.liao@microchip.com.

#### For MCU driver:

https://github.com/rocup/MCU-Driver-Reference-for-maxtouch.git

You could contact us with mail <a href="mailto:rocup.wan@microchip.com">rocup.wan@microchip.com</a>.





# **Driver Porting(Maxtouch)**

(DTS)

For driver porting, we need consider below things:

- 1. I2C device address
- 2. RST/INT GPIO configure
- 3. Interrupt Number
- 4. Touch buttons keymap (optional)

The most information will refer to the DTS(Linux device tree):

We could see the reference DTS of the touch controller, which registered under the I2C bus, with the device address 0x4a.

#### [I2C device address]

• I2C device address is hard coded in the controller (0x4A) or selected by ADDSEL PIN of chip controller(Please see schematic and chip datasheet) with different address value.

#### [Reset\ pin]

- The Reset\ Pin is low asserted which has 2 purposes:
  - 1. Cooperated with Power circuit to offer the correct POR sequence (see Chapter of Hardware specification)
  - 2. For Resync purpose of HA chips.

#### [Interrupt]

- There is interrupt number and flags. The Interrupt number is the CHG Pin mapped IRQ number in the Soc, you should query the Soc document. And please not for interrupt trigger mode, we support 2 types:
  - 1. IRQF TRIGGER LOW: the default suggested mode
  - 2. IRQF\_TRIGGER\_FALLING: be aligned with T18 of retrigen mode
  - 3. Using chg-gpios mapping IRQ is reasonable and higher priority in then <interrupts> definition. BTW, if you plan to define CONFIG\_MXT\_POR\_CHG\_WAINTING\_LEVEL to speed up Hardware reset, you should check the watch level in \_\_hard\_reset().

```
# DTS setting for Hardware information

i2c1: i2c@f0018000 {
    atmel_mxt_ts@4a {
        compatible = "atmel,atmel_mxt_ts";
        reg = <0x4a>;
        reset-gpios = <&pioE 8 GPIO_ACTIVE_LOW>;
        #chg-gpios = <&pioE 6 GPIO_ACTIVE_LOW>;
        interrupt-parent = <&pioE>;
        interrupts = <7 0x8>; /* Low level trigger */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_mxt_irq1 &pinctrl_mxt_rst>;
        #t15-keymap = <139 172 58>;
};
};
```

Be noted the Interrupt number is not the interrupt GPIO number. If you only get the GPIO number, you should use `int gpio\_to\_irq(unsigned gpio)` to map the gpio to the IRQ number in function mxt\_parse\_gpio\_properties(), likes:

#### [Touch buttons' keymap]

For buttons support, we just set the keymap list here by:

```
t15-keymap = <139 172 58 0 22 26 37>;
```

How many keys you have, how many key values you will set here.

- Experimental for multi-instances supported, if the chip have multi-instances of T15, the key values will be all set here. When the key value of first instance is exhausted (include the unused key nodes), left values will be for the 2<sup>nd</sup> instance. E.g.:
  - Instance<0>: 2 \* 2 key array, but only 3 keys are valid, there should be 4 key values put, even if the 4th is not used. (the `0` is unused above).
  - Instance<1>: 1 \* 3 keys, the first key of this instance
     will use the 5th key value.

# **Driver Porting(MPTT)**

(DTS)

For driver porting, we need consider below things:

- 1. I2C device address
- 2. RST/INT GPIO configure
- 3. Interrupt Number
- 4. Touch buttons keymap (optional)

The most information will refer to the DTS(Linux device tree):

We could see the reference DTS of the touch controller, which registered under the I2C bus, with the device address 0x4a.

#### [I2C device address]

 I2C device address is hard coded in the controller (0x4A) or selected by ADDSEL PIN of chip controller(Please see schematic and chip datasheet) with different address value.

#### [Reset\ pin]

- The Reset\ Pin is low asserted which has 2 purposes:
  - 1. Cooperated with Power circuit to offer the correct POR sequence (see Chapter of Hardware specification)
  - 2. For Resync purpose of HA chips.

#### [Interrupt]

- There is interrupt number and flags. The Interrupt number is the CHG Pin mapped IRQ number in the Soc, you should query the Soc document. And please not for interrupt trigger mode, we support 2 types:
  - IRQF\_TRIGGER\_LOW: the default suggested mode
  - 2. IRQF\_TRIGGER\_FALLING: be aligned with T18 of retrigen mode

```
# DTS setting for Hardware information

i2c1: i2c@f0018000 {
    atmel_mxt_ts@4a {
        compatible = "atmel,atmel_mxt_ts";
        reg = <0x4a>;
        #reset-gpios = <&pioE 8 GPIO_ACTIVE_LOW>;
        interrupt-parent = <&pioE>;
        interrupts = <7 0x8>; /* Low level trigger */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_mxt_irq1 &pinctrl_mxt_rst>;
        t15-keymap = <139 172 58>;
};
```

Be noted the Interrupt number is not the interrupt GPIO number. If you only get the GPIO number, you should use `int gpio\_to\_irq(unsigned gpio)` to map the gpio to the IRQ number in function mxt\_parse\_gpio\_properties(), likes:

#### [Touch buttons' keymap]

For buttons support, we just set the keymap list here by:

```
t15-keymap = <139 172 58 0 22 26 37>;
```

How many keys you have, how many key values you will set here.

- Experimental for multi-instances supported, if the chip have multi-instances of T15, the key values will be all set here. When the key value of first instance is exhausted (include the unused key nodes), left values will be for the 2<sup>nd</sup> instance. E.g.:
  - Instance<0>: 2 \* 2 key array, but only 3 keys are valid, there should be 4 key values put, even if the 4th is not used. (the `0` is unused above).
  - Instance<1>: 1 \* 3 keys, the first key of this inst will use the 5th key value.

(I2C device address)

There are fixed I2C address or selectable address at different chips, please check the chip specification and schematic to decide what the I2C address used:

- For Fixed I2C address, it's always using 0x4A by hard coded.
- For selectable I2C address, it's controlled by the ADDSEL pin, most of chips have 2 selectable addresses, and some got even 4 addresses.

#### 7.1 Host Communication Mode Selection – COMMSEL Pin

The selection of the host I<sup>2</sup>C or SPI interface is determined by connecting the COMMSEL pin according to Table 7-1.

TABLE 7-1: HOST INTERFACE SELECTION

COMMSEL	Interface Selected				
Connected to GND	SPI				
Pulled up to VddIO (1)	I <sup>2</sup> C				

Note 1: Requires a pull-up resistor; see Section 2.0 "Schematic"


#### 7.2 I<sup>2</sup>C Address Selection – ADDSEL Pin

The I<sup>2</sup>C address is selected by connecting the ADDSEL pin according to Table 7-2.

TABLE 7-2: I<sup>2</sup>C ADDRESS SELECTION

ADDSEL	I <sup>2</sup> C Address				
Connected to GND	0x4A				
Pulled up to VddIO (1)	0x4B				

Note 1: Requires a pull-up resistor; see Section 2.0 "Schematic"






(Reset\ Pin)

The Reset\ Pin is fully controlled by the Host, it's important when Chip POR or asset Hardware reset. You have known the reset purpose as 2 points below:

- 1. Cooperated with Power circuit to offer the correct POR sequence (see Chapter of Hardware specification)
- 2. For Resync purpose of HA chips.
- For the POR, it's import to cooperated with The power circuit(Not the Reset\
   Pin only) to match the POR sequence, that meaning you should set the
   Reset\ Pin to Low level before Power supplier, then Power supplier later. And
   when Power reached target voltage(~3.3v), you could release the Reset\ Pin
   and make it to high level.
- Power up first and assert Reset\ Pin later is meaningless for the POR sequence (this is the Hardware reset but not POR reset).
- For non-HA chips, we don't need the Resync mechanism so we may consider to leave the Reset un-connected to Host and using RC circuit to accomplish the POR sequence. This could design much more simple circuit in schematic design.
- For HA chips, Reset\ Pin is powerful for Resync the Segnum.





#### (Reset types)

- There are 3 types of reset: POR, Hardware and Software. The POR and Hardware reset is asserted by Reset\ Pin, Software reset is asserted by I2C command.
- The three reset modes may take different interval from dozens of milliseconds to hundreds of milliseconds by different chips.
- The POR Reset is necessary for chip working normally, which couldn't be replaced by Hardware or Software reset. And Hardware/Software resets are optional.
- The Reset\ Pin is asserted when voltage less than 0.3\*VDDIO and de-assert when voltage is more than 0.7\*VDDIO. There is Pullup resistor(~10K ohm) to VDDIO in chip internal. When VDD is less than VDDCORE(~1v). The chip's BOD is functional to block un-intended bootup.
- The Hardware reset is benefit for the Resync mechanism.

#### 11.8 Input/Output Characteristics

Parameter	Description	Min	Тур	Max	Units	Notes					
Input (All input pins connected to the VddIO power rail)											
Vil	Low input logic level	-0.3	-	0.3 × VddIO	٧	VddIO = 1.8 V to Vdd					
Vih	High input logic level	0.7 × VddIO	-	VddIO	<b>V</b>	VddIO = 1.8 V to Vdd					
lil	Input leakage current	1	-	1	μA						
RESET	Internal pull-up resistor	9	10	16	kΩ						
GPIOs	Internal pull-up/pull-down resistor										

#### 13.6.4 RESET TIMINGS

Parameter	Min	Тур	Max	Units	Notes
Power on to CHG line low	-	48	-	ms	Vdd supply for POR VddIO supply for external reset
Hardware reset to CHG line low	-	52	-	ms	
Software reset to CHG line low	-	70	-	ms	

Note 1: Any CHG line activity before the power-on or reset period has expired should be ignored by the host. Operation of this signal cannot be guaranteed before the power-on/reset periods have expired.



(Reset code)

- POR reset is achieved by Bootloader of lower level hardware. We don't have any code to show, but your thought it must match the POR sequence.
- Hardware reset is coded as below:

Software reset is coded as below:



(Interrupt)

Normally you will get the interrupt number and irqflags from DTS in standard platform, then the interrupt number is stored in client->irq.

Or you may map the INT\ Pin to a valid interrupt number by the BSP API likes: data->irq = gpio\_to\_irq(The irq gpio)

For the irqflags, if you don't use the setting in DTS, you could assign it directly
by `IRQF\_TRIGGER\_LOW` or `IRQF\_TRIGGER\_FALLING`The irqflags should
be matched with T18 setting Retrigen setting in CTRL byte.

We expect the Host controller could support low level trigger by default. If not, we should enable the T18 retrigen bit and register the interrupt as falling edge.

If irqflags is set as falling edge, but the retrigen bit is not set, we may lose the interrupt sometimes, so we should check the mode by mxt\_check\_retrigen() call. In function we check the irqflags, if it's not registered as low level trigger mode, we should enable the T18 retrigen bit and write back. In \_\_hard\_reset() function, if defined the Macro CONFIG\_MXT\_POR\_CHG\_WAINTING\_LEVEL, you should enable correct CHG level to wait

```
static int mxt_check_retrigen(struct mxt_data *data)
    irqflags = irq get trigger type(data->irq);
   if (irqflags & IRQF TRIGGER LOW) {
        dev_info(&client->dev, "Level triggered\n");
        return 0;
    } else {
        dev info(&client->dev, "Get Irqflags 0x%lx, will check Retrigen mode\n", irqflags);
   if (data->T18_address) {
        error = mxt read reg auto(client,
            data->T18 address + MXT COMMS CTRL,
            1, &val, data);
        if (error)
            return error;
        if (val & MXT COMMS RETRIGEN) {
            dev info(&client->dev, "RETRIGEN enabled\n");
            return 0;
   dev_info(&client->dev, "Enabling RETRIGEN feature\n");
static int hard reset(struct mxt data *data, u8 flag)
#ifdef CONFIG MXT POR CHG WAINTING LEVEL
      if (data->chg gpio)
          for (count = 0; count <= (MXT RESET INVALID CHG - MXT RESET TIME) / MXT RESET CHG CHECK TIME; count++)
                gpiod get value(data->chg gpio)
                !gpio get value(data->chg gpio)
#endif
```

### **Driver Porting**

(Input device)

We use mxt\_initialize\_input\_device() to register system input device:

- Driver will read basic information from T9 or T100 to get out resolution:
- mxt\_read\_t9\_resolution()
- mxt\_read\_t100\_config()

Then, call input\_allocate\_device() to allocate the input resource, and set flgas:

- EV KEY
- ABS X
- ABS Y
- ABS PRESSURE
- ABS MT POSITION X
- ABS\_MT\_POSITION\_Y
- ABS MT PRESSURE

If the ACPI is enabled, we will register the open and close interface.

If there are buttons in screen, we will register extra keymap value to system. Note the keymap is set in DTS as like: `t15-keymap = <v1, v2, v3 ...>`, Or you could assign your value directly to t15\_keymap and t15\_num\_keys. For T15 multi-instances supported (experimental), the 2<sup>nd</sup> instance keymap will be used follow the nodes of 1<sup>st</sup> instance(even it's not used).

Finally, to register the device by call input\_register\_device()

```
static struct input dev * mxt initialize input device(struct mxt data *data, bool primary)
   switch (data->multitouch) {
   case MXT_TOUCH_MULTI_T9:
          mxt read t9 resolution(data);
   case MXT_TOUCH_MULTITOUCHSCREEN_T100:
           mxt_read_t100_config(data, 1);
   /* Register input device */
   input dev = input allocate device();
   input_dev->name = primary ?
           "Atmel maXTouch Touchscreen": "maXTouch Secondary Touchscreen";
#if (LINUX VERSION CODE < KERNEL VERSION(4, 0, 0))</pre>
   set_bit(EV_ABS, input_dev->evbit);
#endif
#ifdef CONFIG ACPI
   input dev->open = mxt input open;
   input_dev->close = mxt_input_close;
#endif
   mt_flags |= INPUT_MT_DIRECT;
   input mt init slots(input_dev, num_mt_slots, mt_flags);
#ifdef CONFIG INPUT DEVICE2 SINGLE TOUCH
   // For single touch //
   input_set_capability(input_dev, EV_KEY, BTN_TOUCH);
   input_set_abs_params(input_dev, ABS_X, 0, data->max_x, 0, 0);
   input set abs params(input dev, ABS Y, 0, data->max y, 0, 0);
#endif
   input_set_abs_params(input_dev, ABS_PRESSURE, 0, 255, 0, 0);
   input_set_abs_params(input_dev, ABS_MT_POSITION_X, 0, data->max_x, 0, 0);
    input set abs params(input dev, ABS MT POSITION Y, 0, data->max y, 0, 0);
   /* For T15 Key Array */
   for (i = 0; i < data->t15_num_keys; i++) {
        input_set_capability(input_dev, EV_KEY, data->t15_keymap[i]);
   input_register_device(input_dev);
```





### (Sys interfaces)

There are several debug interfaces used for up layer APP:

• = 0 [R] IRQ is disabled. [W] Disable IRQ if it's enabled.

• < 0 [R] IRQ is disabled more times. [W] Force IRQ disabled.

```
[fw version]
The chip Firmware version [R]
[hw version]
The Family/variant ID [R]
[tx seq num]
The Seqnum driver hold currently, Or you could assign a new Seqnum to the driver [RW]
[object]
Show object table [R]
Show chip config CRC value [R]
[config ver]
Show the chip config extra information(T38 user bytes) [R]
[update cfg]
Assign a config file name used for config updating of the chip, the config file should have been
placed at the system dedicated firmware directory. [W]
[update fw]
Assign a firmware file name used for firmware updating of the chip, the fw file should have
been placed at the system dedicated firmware directory. [W]
Enable T5 message output to OS debugging console(used for 'printk'). [RW]
[debug v2 enable]
Enable T5 messaage output to 'debug msg' interface(used for uplayer App). [RW]
[debug notify]
Watch point for 'debug_msg' notification. [R]
Set the IRQ enabled or disabled, or show the current IRQ status. [RW]
• > 1 [R] IRQ is enabled more times. [W] Force IRQ enabled.
• = 1 [R] IRQ is enabled. [W] Enable IRQ if it's disabled.
```

```
static DEVICE_ATTR(fw_version, S_IRUGO, mxt_fw_version_show, NULL);
static DEVICE_ATTR(hw_version, S_IRUGO, mxt_hw_version_show, NULL);
static DEVICE ATTR(tx seq num, S_IWUSR | S_IRUSR, mxt tx seq number show,
                      mxt_tx_seq_number_store);
static DEVICE_ATTR(object, S_IRUGO, mxt_object_show, NULL);
static DEVICE ATTR(update cfg, S IWUSR, NULL, mxt update cfg store);
static DEVICE_ATTR(config_crc, S_IRUGO, mxt_config_crc_show, NULL);
static DEVICE ATTR(config ver, S_IRUGO, mxt_cfg_version_show, NULL);
static DEVICE_ATTR(update_fw, S_IWUSR, NULL, mxt_update_fw_store);
static DEVICE_ATTR(debug_enable, S_IWUSR | S_IRUSR, mxt_debug_enable_show,
                      mxt debug enable store);
static DEVICE ATTR(debug v2 enable, S_IWUSR | S_IRUSR, mxt_debug v2 enable_show,
                      mxt_debug_v2_enable_store);
static DEVICE ATTR(debug notify, S IRUGO, mxt debug notify show, NULL);
static DEVICE ATTR(debug irq, S IWUSR | S IRUSR, mxt debug irq show,
                      mxt debug irq store);
static DEVICE_ATTR(crc_enabled, S_IRUGO, mxt_crc_enabled_show, NULL);
static DEVICE_ATTR(mxt_reset, S_IWUSR | S_IRUSR, mxt reset show, mxt reset store);
static DEVICE_ATTR(selftest, S_IWUSR | S_IRUSR, mxt_selftest_show, mxt_selftest_store);
```

#### [crc\_enabled]

Set the the object access with CRC enabled, or show whether the CRC accessing is enabled [RW] [mxt reset]

Reset the chip, or check whether chip is still executing Reset by APP (Non-App reset is unwachable) [RW]

- 0: Nothing
- 1: Any Reset with completion waiting (equal BITS[1]|[2][3] masked)
- BIT(1): Software reset
- BIT(2): Hardware reset
- BIT(3): Reset with completion waiting

#### [selftest

Execute the selftest command of T25/T10, note the selftest object should be configured preliminarily. Here we just sent test command to target register. Reading the interface will show the test result. [RW]



### (Config update)

The config update through 2 ways, the driver callback in initialization or the Sys interface.

#### Driver callback at in initialization:

• In mxt initialize(), there is default calling of the config update with the dedicated name "maxtouch.cfg", the interface will callback mxt config cb() when file system is mounted. The callback will call mxt configure objects() later with the actual parameter of config file handle read from the file system. And then mxt\_update\_cfg() is called and the chip will be flashed with the new config data.

#### Sys interface:

• We have seen there is an `update cfg` interface in last page introduced. We could echo a config name to the interface. That trigger the mxt\_update\_cfg\_store() to be called. And then, if the driver had found the target config in OS by , it will call mxt configure objects() likely first method, then do the config updated.

Note, the Hardware version and Config CRC will be checked first for the flash data. And whatever method used, the config file should have been placed at the system dedicated firmware directory of the system:

The OS will search the directory as below or by system decided:

```
// drivers/base/firmware loader/main.c
static const char * const fw_path[] = {
    fw path para,
    "/lib/firmware/updates/" UTS RELEASE,
    "/lib/firmware/updates",
    "/lib/firmware/" UTS_RELEASE,
    "/lib/firmware"
 * Typical usage is that passing 'firmware_class.path=$CUSTOMIZED_PATH'
 * from kernel command line because firmware_class is generally built in
 * kernel instead of module.
module param string(path, fw path para, sizeof(fw path para), 0644);
MODULE_PARM_DESC(path, "customized firmware image search path with a higher priority than
default path");
```

```
#define MXT_CFG_NAME
                            "maxtouch.cfg"
static int mxt_initialize(struct mxt_data *data)
   if (true){
        /* As built-in driver, root filesystem may not be available yet */
       error = request firmware nowait(THIS MODULE, true, MXT CFG NAME,
                       &client->dev, GFP_KERNEL, data,
                        mxt config cb);
        if (error) {
           dev_warn(&client->dev, "Failed to invoke firmware loader: %d\n",
               error);
    } else {
        mxt configure objects(data, NULL);
```

```
static ssize_t mxt_update_cfg_store(struct device *dev,
       struct device attribute *attr,
       const char *buf, size t count)
   mxt_update_file_name(dev, &file_name, buf, count);
   request_firmware(&cfg, file_name, dev);
   mxt_configure_objects(data, cfg);
```

- The way you want to get what the 'fw patch para' of current OS, you could get the value like:
  - cat /sys/module/firmware class/parameters/path
- And if you want change the path to target directory temporarily, you could run:
  - echo -n "/vendor/firmware" > /sys/module/firmware class/parameters/path
- The config format is used with `.raw` format, please refer the document `LevelO MXT0201 Object Server format B.pdf`



### (Config update)

The maXTouch chip contains a configuration which is stored in NVRAM.

#### **Formats**

There are several configuration file formats. For further information, E-9078 - Object Server Configuration File Format is available from Atmel under NDA.

#### OBP\_RAW

Raw files are in an easily-generated and easily-parsed format. Raw config files are given a .raw (or sometimes .cfg) file extension.

This format is supported by the kernel driver.

The config update through 2 ways, the driver callback in initialization or the Sys interface.

#### **Downloading configuration**

Config Update · atmel-maxtouch/linux Wiki (github.com)

- To trigger config download:
  - echo mxt540.raw > /sys/bus/i2c/drivers/atmel mxt ts/1-004a/update cfg
- The configuration will be downloaded to the device and backed up to NVRAM.
- Automatically downloading configuration on probe

  During the integration phase, this configuration may be set manually. However for shipping
  devices it is desirable to have the kernel driver check the configuration on every boot and
  upload it if necessary. This guards against problems cause by the configuration being changed
  accidentally, and allows the initial configuration to be set when the firmware is updated.
  - When the cfg\_name parameter is set in platform data, module insertion will trigger the configuration download.
- The configuration file can be compiled into the kernel see CONFIG\_FIRMWARE\_IN\_KERNEL.



(Config update flow chart)

After POR and Information block has been successfully parsed

Get chip config CRC by T6 command Report All (Optional)

#### Compare file config content with current chip:

- 1. Tamiliy\_10
- 3. The information block CRC

#### Compare the file config CRC and chip config CRC:

- 1. Any ZERO
- 2. Not matc

Stop T70 dynamical setting by T6 Backup command 0x33

Write the file config content to chip Object memory

Sleep 50ms (optional)

Calculate the new chip config CRC and compare with the file config CRC

Execute the T6 Backup command

Sleep 200ms

Execute any Reset and waiting reset completion (CHG to low)

**Normal Operation** 

```
static int mxt_update_cfg(struct mxt_data *data, const struct firmware *fw)
   // FIXME: the Report All command can't get out the config crc not
   mxt_update_crc(data, MXT_COMMAND_REPORTALL, 1);
   /* Compare family id, file vs chip */
   if (cfg.info.family id != data->info->family id) {
   /* Compare variant id, file vs chip */
   if (cfg.info.variant_id != data->info->variant_id) {
   /* Read Infoblock CRCs */
   if (info crc == data->info crc) {
       if (config crc == 0 || data->config crc == 0) {
           // Do update if any ZERO
       } else if (config crc == data->config crc) {
       } else {
           // Do update if config CRC mismatch
    } else {
   /* Stop T70 Dynamic Configuration before calculation of CRC */
   mxt_update_crc(data, MXT_COMMAND_BACKUPNV, MXT_BACKUP_W_STOP);
   /* Prepares and programs configuration */
   mxt prepare cfg mem(data, &cfg);
   /* Calculate crc of the config file */
   /* Config file must include all objects used in CRC calculation */
   calculated crc = mxt calculate crc(cfg.mem,
                       crc_start - cfg.start_ofs - cfg.object_skipped_ofs,
                       cfg.mem_size);
   if (config crc > 0 && config crc != calculated crc) {}
   msleep(50); //Allow delay before issuing backup and reset
   mxt_update_crc(data, MXT_COMMAND_BACKUPNV, MXT_BACKUP_VALUE);
   msleep(200);  //Allow 200ms before issuing reset
   mxt_reset(data, F_RST_ANY);
```



#### (Firmware update)

The firmware update is rarely used because the firmware is embedded into the chip when ship out, but you may upgrade it through the Sys interface `update\_fw`:

- We have seen there is an `update\_fw` interface in last page introduced. We could echo a firmware name to the interface. That trigger the mxt\_update\_fw\_store() to be called. And then, if the driver had found the target FW file in OS by , it will call mxt\_load\_fw() to enter bootloader mode and update the flash data. The firmware data sent each frame by mxt\_bootloader\_write() and mxt\_bootloader\_read() api, which uses different I2C address as normal communication.
- After firmware flashed to chip, host should wait for the chip reboot to normal mode with `MXT\_FW\_FLASH\_TIME` time interval. If the firmware data is valid (firmware data match the silicon information and CRC passed), chip will bootup into App mode, we will re-start to initialize the chip with it's new information block. And call the mxt\_config\_cb() to check whether we get new config data match this new firmware.

```
static int mxt_load_fw(struct device *dev, const char *fn)
    request_firmware(&fw, fn, dev);
    /* Check for incorrect enc file */
   mxt_check_firmware_format(dev, fw);
   mxt_t6_command(data, MXT_COMMAND_RESET, MXT_BOOT_VALUE, false);
   mxt update seq num lock(data, true, 0x00);
   msleep(MXT_RESET_TIME);
   /* Do not need to scan since we know family ID */
   mxt_lookup_bootloader_address(data, 0);
   INIT_COMPLETION(data->bl_completion);
   mxt check bootloader(data, MXT WAITING BOOTLOAD CMD, false);
   /* Unlock bootloader */
   mxt_send_bootloader_cmd(data, true);
   while (pos < fw->size) {
        /* Write one frame to device */
       mxt_bootloader_write(data, &fw->data[pos], frame_size);
        mxt check bootloader(data, MXT FRAME CRC PASS, true);
   INIT_COMPLETION(data->bl_completion);
   msleep(MXT BOOTLOADER WAIT); /* Wait for chip to leave bootloader*/
   ret = mxt_wait_for_completion(data, &data->bl_completion,
                     MXT_BOOTLOADER_WAIT);}
```



### (Firmware update)

The firmware update is rarely used because the firmware is embedded into the chip when ship out, but you

A maXTouch chip may support different firmware versions, however only compatible firmware will be accepted by the chip.

The firmware is provided from Atmel in an encrypted .enc format as ASCII HEX. Firmware upgrade and configuration

Changes between firmware versions may result in removal or addition of individual configuration settings and entire objects. This alters the configuration CRC. This means that when the firmware is upgraded, normally a new configuration will need to be loaded to the chip. The kernel driver will attempt to upgrade/downgrade configuration automatically.

Using atmel\_mxt\_ts kernel driver
The "enc" firmware files must be converted into raw format:

xxd -r -p firmware.enc > maxtouch.fw

- The FW format is converted by `xxd` tool preliminarily:
  - apt-get install xxd
  - 2. xxd -r -p mXTXXX\_\_APP\_VX-X-XX.enc > maxtouch.fw

The file must be placed in the firmware loader path (see page 41) on Linux systems. Then, issuing the following command will trigger firmware update:

 For the flow chat of bootloader mode, please refer the MXTAN0216\_maXTouch\_Bootloader document.

echo maxtouch.fw > /sys/bus/i2c/drivers/atmel\_mxt\_ts/1-004a/update\_fw



(Experimental Selftest)

We have T25/T10 selftest interface of `selftest`:

- It will accept a test command to execute the test and feedback result by readout the same interface with reasonable delay for test completion.
- The CMD input is set with different input by T25(Non-HA) or T10(HA):
- We should set all the appropriate parameter in chip config before issue the test command.
- The test flowchart is as below:
  - Set test command -> Interrupt process -> Get test result

```
static DEVICE_ATTR(selftest, S_IWUSR | S_IRUSR, mxt_selftest_show,
mxt_selftest_store);
```

```
static ssize_t mxt_selftest_store(struct device *dev,
    struct device_attribute *attr, const char *buf, size_t count)
{
    mxt_set_selftest(data, cmd, true);
}
```

• In Interrupt handler, we will process the sefltest message and cache it.



(Experimental Selftest)

Selftest message decode(more information should be got from chip protocol)

• Command of T25 (Normal we will issue `OxFE` for the command):

TABLE 6-11: TEST COMMANDS

Command	Description	
0x00	The CMD field is set to 0x00 after test completed	
0x01	Test for AVdd power present	
0x12	Run the pin fault test	
0x17	Run the signal limit test	
0xFE	Run all the tests	

• Result of T25 (We will get 0xFE if passed):

TABLE 6-15: RESULT CODES

Code	Test Result	
0xFE	All tests passed.	
0xFD	The test code supplied in the CMD field is not associated with a valid test.	
0x01	AVdd is not present. This failure is reported to the host every 200 ms.	
0x12	The test failed because of a pin fault. The INFO fields indicate the first pin fault that was detected (see Table 6-16). Note that if the initial pin fault test fails, then the Self Test T25 object will generate a message with this result code on reset.	
0x17	The test failed because of a signal limit fault.	

• Command of T10 (Normal we will issue `0x3E` for the command):

TABLE 6-4: TEST COMMANDS

Command	Description
0x00	No command
0x31	Run the Power test
0X32	Run the pin fault test
0x33	Run the signal limit test
0x3E	Run all the tests in the order above
All other values	Reserved; no effect

• Result of T10 (We will get 0x31 if passed):

TABLE 6-6: STATUS FIELD

Result Code	Meaning	INFO[] Field Data
0x31	All on-demand tests have passed	Not used; the INFO field consists of reserved bytes only
0x32	An on demand test has failed	See Section "INFO Field – Test Failed"
0x3F	The test code supplied in the CMD field is not associated with a valid test	See Section "INFO Field – Invalid Command Code"
0x11	All POST tests have completed successfully	Not used; the INFO field consists of reserved bytes only
0x12	A POST test has failed	See Section "INFO Field – Test Failed"
0x21	All BIST tests have completed successfully	Not used; the INFO field consists of reserved bytes only
0x22	A BIST test has failed	See Section "INFO Field – Test Failed"
0x23	BIST test cycle overrun	Not used; the INFO field consists of reserved bytes only



# Resync (HA)



### Resync

### (Algorithm)

For HA silicon, there are extra stuffed information that named `Seqnum` in each frame (See `I2C Communication` Chapter). If the Seqnum is mis-matched between host and touch controller, the touch controller will not execute the command sent from host or can't respond correct data to host. That will damage the data communication between them.

So how could we do if Seqnum is occasional missed, can we retrieve it back specified? Unfortunately, the official document don't talk about it in details, we should achieve it in our experience.

The key point is when Seqnum is lost, mostly the CRC in each package is incorrect, then we must consider the Resync algorithm to communicate later.

We mostly consider the Resync at 2 scenarios:

- First bootup when the information block CRC verified failed.
- In interrupt processing, the CRC of T44 or T5 are incorrect.

How could we think of the Resync algorithm to make communication workable? We should know the facts from the test result first:

- We can verify the response data by the checksum to decide whether a Segnum is correct.
- There are 3 scenarios that data respond with checksum byte:
  - 1) Read Information Block
  - 2) T144 data
  - 3) T5 data
- If the Seqnum is mismatched, the address pointer of the firmware is stuck somewhere, the feedback data will be consistent each time.
- The correct Seqnum can conclude a correct data, but correct data is **not** sufficient to conclude a correct Seqnum, because the address pointer might be occasional same as you want to set this time.

With all above information, we will design the algorithm by reading Information Block with address pointer offset (twice read) to verify the result:

- Read out the whole Information block with address offset 0, then verified CRC
- Read out left pieces of Information block with offset 7, then verified the CRC again.
- If the information block verified twice, we consider it's correct Seqnum retrieved.

But you may ask why we chose the Information block instead of T44/T5 which will be shorted data transferred each time. Here we considered the T44 and T5 data is variable and can't reuse the exist ID information we may have in initialization stage (We consider the Interrupt data broken in priority). But you could think about to use T44 to speed up the Resync algorithm.

Now, we will assume the 3 scenarios to retrieve the Segnum:

- 1) The chip may occasionally reset (By ESD/BOD or some other things), the Seqnum is mostly Zero and nearby.
  - We Search from with Seqnum 2 with 4 times loop. (CRC missed, and one debounce, so start from will be 2)
- 2) The Segnum is somewhere unknown.
  - We search from latest known value with a step value debounce (seqnum\_last + step), and `256 + step` times loop.
- 3) The Seqnum is ZERO by Hardware reset.
  - We search from Zero with 3 times loop

We will show it in next page.




# Resync

(Algorithm)

Round 0: Search from with Segnum 2 with 4 times retry

Round 1: We search from latest known value with a step value debounce

Round 2: The Segnum is ZERO by Hardware reset



```
static int mxt_resync_comm(struct mxt_data *data)
   for (i = 0; i < 3 && synced != SYNCED_COMPLETED; <math>i ++ ){
       if (i == 0) {
       // <Round.0>: Assumed Segnum change to `0` with unknown reason, set to 2 (1 CRC + 1 debounce)
       }else if (i == 1) {
       // <Round.1>: use the overlfow method to retrieve the seq num, set to `seqnum_last` + step
       } else {
       // <Round.2>: use Hardware reset to retrieve the seq number, set to 0
       seqnum = mxt_curr_seq_num(data);
       for ( j = 0; j < count + step && synced != SYNCED_COMPLETED; j += step ) {</pre>
           for (k = 0; k < step; k++) {
               mxt_update_seq_num_lock(data, true, seqnum); // Fix the Seq number in `K` Round
       /* If we have correct information block in hand, we can compare the buffer data with it directly */
               if (info) {
                   <Check Point B.1> Check the ID information
                   if (memcmp(dev id buf, info, dev id size)) {
                       // ID information mis-matched, read ID information first
                   } else {
                       // ID information matched, to read out all left information block at <Check Point B.2>
               } else {
                   // <Check Point A> No info block yet, to read out all the information block
               // Start read operation
                __mxt_read_reg_crc(client, reg, size, buf, data, F_R_SEQ);
               if (buf == dev id buf && size == dev id size) {
                   if (info && !memcmp(dev id buf, info, dev id size)) {
         // <B.1> result is valid - ID information matched, loop again to read left information block part <B.2>
               } else {
                       calculated crc = mxt calculate crc(dev id buf);
                       if (info crc == calculated crc) {
                           if (!info) {
                               // <Result A> verified, first time to readout information block <B.2>
                               if (mxt_lookup_ha_chips(dev_id_buf)) {
                                   // <A> found HA chips, save the info block valid and loop to check again
                                   info = dev id buf;
                               } else {
                                   synced = SYNCED COMPLETED; // <A> found non-HA chip, Resync is complete
                           } else {
                    // <Result B.2> verified, second time to readout information block, the Resync is completed
                   } else {
                       // <Result A or B.2> invalid: Information block CRC check failed
```

# **FAQ**



### **FAQ**

### (Flowchart/initialization)

• Is the newest code compatible with Non-HA chips:

Yes

• How reliable is there for the Resync algorithm:

None could guarantee it because you don't release know whether the Seqnum is matched , there is not indicator to tell outside. The actual use case is complex and there might be some hardware issue exist also All we know it try to retrieve it by the algorithm. We have done the tension test as descripted in the driver version log. You Could referred it.

We have deployed the driver into 6 projects until Jan 1/2022: You are not the first mover!



# Thank you!



# The End

