



ENCODER



Reverse function of the DECODER

Can gate be reversed?


A) NOT ~~NO~~ YES!

B) AND, OR   YES! only if 1

NO!

2 INPUTS

1 OUTPUT



4 INDIVIDUALS
(BIRDS)

2 DESTINATION
(NESTS)

ENCODER IMPLEMENTATION

x_3	x_2	x_1	x_0	z_1	z_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

2 rows missing! \updownarrow ?


PRIORITY ENCODER

e	x_3	x_2	x_1	x_0	z_1	z_0	e
1	0	0	0	1	0	0	1
1	0	0	1	—	0	1	1
1	0	1	—	—	1	0	1
1	1	—	—	—	1	1	1



1 row missing:

$\phi \phi \phi \phi$

0 — — — — 0 0 0






REGISTER




PARALLEL LOAD → all together ✓

SHIFT REGISTER (4 BIT)

left to right





START 4

START 1 → 4 3 2 1

START 4

4 → 4 - - -




3 → 3 4 - -

2 → 2 3 4 -


1 → 1 2 3 4

RIGHT
SHIFT
...
WANT
1 2 3 4

SERIALIZER




L/R REGISTER




$K=0$ right shift


$K=1$ left shift




L/R REGISTER with parallel load



K_1	K_0	
0	0	shift right
0	1	shift left
1	-	parallel load



COUNTER





INCREMENT REGISTER



Program Counter / Instruction Pointer
 ALU


2 BIT COUNTER

y_1, y_0 | y_1, y_0





ASYNCHRONOUS COUNTER





Read
only
memory



PRIORITY ENCODER

x_3	x_2	x_1	x_0	z_1	z_0
0	0	0	1	0	0
0	0	1	1	0	1
0	1	1	1	1	0
1	1	1	1	1	1

$$\begin{cases} z_1 = x_2 + x_3 \\ z_0 = x_3 + \bar{x}_2 x_1 \end{cases}$$

$x_3 x_2$	00	01	11	10
$x_1 x_0$				
00	-	1	1	1
01	0	1	1	1
11	0	1	1	1
10	0	1	1	1

$x_3 x_2$	00	01	11	10
$x_1 x_0$				
00	-	0	1	1
01	0	0	1	1
11	1	0	1	1
10	1	0	1	1