Digital Design and Computer Organisation Laboratory 3rd Semester, Academic Year 2025

Date:12-08-2025

Name: Prajwal M	SRN:PES2UG24AM116	Section:B

Week Number: 2 Program Number: 2

TITLE: IMPLEMENTAION OF BASIC GATES IN IVERILOG

1.

```
simple_circuitv

1  module simple_circuit (A, B, C, D, E);

2  output D, E;
3  input A, B, C;
4  wire w1;

5  and G1(w1, A, B);
7  not G2(C, E);
8  or G3(w1, E, D);

0  9  endmodule "endmodule": Unknown word.

10
```

```
    ■ tb_simple_circuit.v

         module tb_simple_circuit;
         reg A,B,C;
        wire D,E;
         simple_circuit M1(A,B,C,D,E);
                 #0 A=1'b0; B=1'b0; C=1'b0;
                 #20 A=1'b0 ; B=1'b0 ; C=1'b1;
                 #20 A=1'b0; B=1'b1; C=1'b0;
#20 A=1'b0; B=1'b1; C=1'b1;
                 #20 A=1'b1; B=1'b0; C=1'b0;
                 #20 A=1'b1 ; B=1'b0 ; C=1'b1;
                 #20 A=1'b1 ; B=1'b1 ; C=1'b0;
                 #20 A=1'b1; B=1'b1; C=1'b1;
   20
         initial begin
         $monitor($time,"A=%b B=%b C=%b D=%b E=%b",A,B,C,D,E);
         $dumpfile("simple_circuit.vcd");
         $dumpvars(0,tb_simple_circuit);
GTKWave - simple_circuit.vcd
                                                                                                                X
File Edit Search Time Markers View Help
| From: 0 sec
                                                            To: 140 sec
                                                                           Marker: -- | Cursor: 0 sec
₹ <u>S</u>ST
                         Signals
                                   Waves
                                                                                           100 sec
                         Time
tb_simple_circuit
                         Α
                         В
                         С
                         D
                         E
Type Signals
ilter:
Append Insert Replace
                        )
```

```
D:\Iverlog>iverilog -o test simple_circuit.v tb_simple_circuit.v

D:\Iverlog>vvp test


VCD info: dumpfile simple_circuit.vcd opened for output.

0A=0 B=0 C=0 D=z E=z
20A=0 B=0 C=1 D=z E=z
40A=0 B=1 C=0 D=z E=z
40A=0 B=1 C=1 D=z E=z
60A=0 B=1 C=1 D=z E=z
80A=1 B=0 C=0 D=z E=z
100A=1 B=0 C=1 D=z E=z
120A=1 B=1 C=0 D=z E=z
140A=1 B=1 C=1 D=z E=z

D:\Iverlog>
```

2.

```
    and2.v
        module and2(a, b, c);
            input a, b;
            output c;
            assign c = a \& b;
        module or2(a, b, c);
             input a, b;
            output c;
            assign c = a \mid b;
0 11
        module simple_circuit2(A, B, C, Y);
             input A, B, C;
            output Y;
            wire w1;
            and2 and2 1(B,C,w1);
            or2 or2 1(w1,A,Y);
0 21
```



```
D:\Iverlog>iverilog -o test and2.v tb_and2.v
D:\Iverlog>vvp test
VCD info: dumpfile simple_circuit2.vcd opened for output.
                 0A=0 B=0 C=0 Y=0
                20A=0 B=0 C=1 Y=0
                40A=0 B=1 C=0 Y=0
                60A=0 B=1 C=1 Y=1
                80A=1 B=0 C=0 Y=1
               100A=1 B=0 C=1 Y=1
               120A=1 B=1 C=0 Y=1
               140A=1 B=1 C=1 Y=1
D:\Iverlog>gtkwave simple_circuit2.vcd
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
[0] start time.
[140] end time.
```

3.

```
≡ program3.v
        module fan_controller(T, P, 0, F);
            input T,P,0;
         wire TempPerson;
         assign TempPerson=T&P;
         assign F=TempPerson|O;
        module controller(T,P,O,F);
            input T,P,0;
        module controller(T, P, O, F);
            input T, P, O;
         wire TempPerson;
         and gate1(TempPerson, T, P);
         or gate2(F, TempPerson, 0);
GTKWave - tb_controller.vcd
                                                                                                  X
File Edit Search Time Markers View Help
🚜 🗓 📋 I 🔍 🔍 🔍
                     🥎 🔑 📦 │ 👉 🔷 │ From: 0 sec
                                                    To: 80 sec
                                                                  Marker: 16 sec | Cursor: 14 sec
✓ <u>S</u>ST
                              Waves
                     Signals
                      Time
F=0
                      0=0
                      P=0
                      T=0
Type Signals
Filter:
Append Insert Replace
                                                                                                    )
```

```
D:\Iverlog>vvp test
VCD info: dumpfile tb_controller.vcd opened for output.

0T=x P=x 0=x F=x

10T=0 P=0 0=0 F=0

20T=0 P=0 0=1 F=1

30T=0 P=1 0=0 F=0

40T=0 P=1 0=1 F=1

50T=1 P=0 0=0 F=0

60T=1 P=0 0=1 F=1

70T=1 P=1 0=0 F=1

80T=1 P=1 0=1 F=1
```