# Digital Design and Computer Organisation Laboratory 3rd Semester, Academic Year 2025

Date:06-10-2025

Name: Prajwal M SRN:PES2UG	24CS910   Section:C

Week Number: 7 Program Number: 1

#### **TOPIC: IMPLEMENTATION OF ALU**

#### Alu.v

```
1 module fa (input wire i0, i1, cin, output wire sum, cout); wire t0, t1, t2;
2 xor3 i0 (10, 11, cin, sum);
3 and2 j1 (10, i1, cin, sum);
4 and2 j2 (10, cin, t1);
5 and2 j3 (11, cin, t2);
6 or3 ia (10, t1, t2, cout);
7 endmodule
8 module addsub (input wire addsub, i0, i1, cin, output wire sumdiff, cout); wire t;
9 fa i0 (10, t, cin, sumdiff, cout);
10 xor2 j1 (11, addsub, t);endmodule
11 module alu slice (input wire [10] op, input wire i0, i1, cin, output wire o, cout);
12 vire t sumdiff, t and, t or, t andor;
13 addsub i0 (op(0), i0, i1, cin, t sumdiff, cout);
14 and2 j1 (10, i1, t_and);
15 | or2 j2 (10, i1, t_or);
16 mox2 j3 (t_and, tor, op[0), t andor);
17 mox2 j4 (t_sumdiff, t_andor, op[1], o);
18 endmodule
19 module alu (input wire [10] op, input wire [15:0] i0, i1, output wire [15:0] o, output wire cout);
20 wire [14:0] (5;
21 alu_slice j4 (00, i0[0], i1[0], op[0], c[0]);
22 alu_slice j4 (00, i0[0], i1[0], op[0], c[0]);
23 alu_slice j5 (00, i0[0], i1[2], c[1], o[2], c[2]);
24 alu_slice j5 (00, i0[0], i1[2], c[2], o[3], c[3]);
25 alu_slice j5 (00, i0[0], i1[0], c[0], c[0]);
26 alu_slice j6 (00, i0[0], i1[0], c[0], c[0]);
27 alu_slice j6 (00, i0[0], i1[0], c[0], c[0]);
28 alu_slice j7 (00, i0[0], i1[0], c[0], c[0]);
29 alu_slice j7 (00, i0[0], i1[0], c[0], c[0]);
30 alu_slice j10 (00, i0[0], i1[0], c[0], c[0]);
31 alu_slice j10 (00, i0[0], i1[0], c[0], c[0]);
31 alu_slice j10 (00, i0[0], i1[0], c[0], c[0]);
31 alu_slice j110 (00, i0[0], i1[0], c[1], c[1], c[1]);
31 alu_slice j110 (00, i0[0], i1[0], c[1], c[1], c[1], c[1]);
31 alu_slice j110 (00, i0[0], i1[0], c[1], c[1], c[1], c[1]);
31 alu_slice j110 (00, i0[0], i1[0], c[1], c[1], c[1], c[1]);
31 alu_slice j110 (00, i0[0], i1[0], c[1], c[1], c[1]);
31 alu_slice j110 (00, i0[0], i1[0], c[1], c[1], c[1], c[1]);
31 alu_slice j110 (00, i0[0], i1[0], c[1], c[1], c[1], c[1]);
31 alu_slice j110 (00, i0[0], i1[0], c[
```

#### tb\_alu.v

```
`define TESTVECS 16
module tb;
reg clk, reset;
 reg [1:0] op;
reg [15:0] i0, i1;
   wire cout;
reg [33:0] test_vecs [0:(`TESTVECS-1)];
 integer i;
reg [31:0] op_name; // Operation name as string
initial
    $dumpfile("tb_alu.vcd");
 begin
reset = 1'b1;
   reset = 1'b0;
begin

test_vecs[0][31:16] = 16'h0000;

test_vecs[0][31:16] = 16'h0000;

test_vecs[0][15:0] = 16'h0000;

test_vecs[1][33:32] = 2'b00;

test_vecs[1][31:16] = 16'h53a;

test_vecs[1][31:16] = 16'h55a;

test_vecs[1][31:16] = 16'h55a;
          test_vecs[1][31:16] = 16'haa55;
test_vecs[1][15:0] = 16'h55aa;
test_vecs[2][31:16] = 16'h55aa;
test_vecs[2][31:16] = 16'hffff;
test_vecs[2][31:16] = 16'h69001;
test_vecs[3][31:16] = 16'h0001;
test_vecs[3][31:16] = 16'h0001;
test_vecs[3][31:16] = 16'h0000;
test_vecs[4][31:16] = 16'h0000;
test_vecs[4][31:16] = 16'h0000;
test_vecs[4][31:16] = 16'h0000;
test_vecs[5][33:32] = 2'b01;
test_vecs[5][33:32] = 2'b01;
test_vecs[6][31:16] = 16'h55aa;
test_vecs[6][31:16] = 16'h55aa;
test_vecs[6][31:16] = 16'h0001;
test_vecs[7][31:16] = 16'h0001;
test_vecs[7][31:16] = 16'h0001;
test_vecs[8][31:32] = 2'b10;
test_vecs[8][31:16] = 16'h0000;
test_vecs[9][31:16] = 16'h0000;
test_vecs[9][31:16] = 16'h0000;
test_vecs[10][31:22] = 2'b10;
test_vecs[10][31:16] = 16'h1655a;
test_vecs[10][31:16] = 16'h16000;
test_vecs[10][31:16] = 16'h16000;
test_vecs[10][31:16] = 16'h167ff;
test_vecs[10][31:16] = 16'h167ff;
test_vecs[10][31:16] = 16'h167ff;
test_vecs[10][31:16] = 16'h167ff;
test_vecs[11][31:16] = 16'h0000;
test_vecs[12][33:32] = 2'b10;
test_vecs[12][33:32] = 2'b11;
                 test_vecs[12][15:0] = 16'h0000;
test_vecs[13][33:32] = 2'b11;
test_vecs[13][31:16] = 16'ha55;
test_vecs[13][5:0] = 16'h55aa;
test_vecs[14][33:32] = 2'b11;
```

## **Vvp** output

## **GTKWave output**

