

Digital Design and Computer Organisation Laboratory

3rd Semester, Academic Year 2025

Date:06-10-2025

| | | |
|-----------------|-------------------|-----------|
| Name: Prajwal M | SRN:PES2UG24CS910 | Section:C |
|-----------------|-------------------|-----------|

Week Number: 7

Program Number: 1

TOPIC :IMPLEMENTATION OF ALU

Alu.v

```
1 module fa (input wire i0, i1, cin, output wire sum, cout); wire t0, t1, t2;
2 xor3 _i0 (i0, i1, cin, sum);
3 and2 _i1 (i0, i1, t0);
4 and2 _i2 (i0, cin, t1);
5 and2 _i3 (i1, cin, t2);
6 or3 _i4 (t0, t1, t2, cout);
7 endmodule
8 module addsub (input wire addsub, i0, i1, cin, output wire sumdiff, cout); wire t;
9 | fa _i0 (i0, t, cin, sumdiff, cout);
10 xor2 _i1 (i1, addsub, t);endmodule
11 module alu_slice (input wire [1:0] op, input wire i0, i1, cin, output wire o, cout);
12 | wire t_sumdiff, t_and, t_or, t_andor;
13 addsub _i0 (op[0], i0, i1, cin, t_sumdiff, cout);
14 and2 _i1 (i0, i1, t_and);
15 | or2 _i2 (i0, i1, t_or); |
16 mux2 _i3 (t_and, t_or, op[0], t_andor);
17 mux2 _i4 (t_sumdiff, t_andor, op[1], o);
18 endmodule
19 module alu (input wire [1:0] op, input wire [15:0] i0, i1, output wire [15:0] o, output wire cout);
20 wire [14:0] c;
21 alu_slice _i0 (op, i0[0], i1[0], op[0], o[0], c[0]);
22 alu_slice _i1 (op, i0[1], i1[1], c[0], o[1], c[1]);
23 alu_slice _i2 (op, i0[2], i1[2], c[1], o[2], c[2]);
24 | alu_slice _i3 (op, i0[3], i1[3], c[2], o[3], c[3]);
25 | alu_slice _i4 (op, i0[4], i1[4], c[3], o[4], c[4]);
26 alu_slice _i5 (op, i0[5], i1[5], c[4], o[5], c[5]);
27 alu_slice _i6 (op, i0[6], i1[6], c[5], o[6], c[6]);
28 alu_slice _i7 (op, i0[7], i1[7], c[6], o[7], c[7]);
29 alu_slice _i8 (op, i0[8], i1[8], c[7], o[8], c[8]);
30 alu_slice _i9 (op, i0[9], i1[9], c[8], o[9], c[9]);
31 alu_slice _i10 (op, i0[10], i1[10], c[9], o[10], c[10]);
32 alu_slice _i11 (op, i0[11], i1[11], c[10], o[11], c[11]);
33 alu_slice _i12 (op, i0[12], i1[12], c[11], o[12], c[12]);
34 alu_slice _i13 (op, i0[13], i1[13], c[12], o[13], c[13]);
35 alu_slice _i14 (op, i0[14], i1[14], c[13], o[14], c[14]);
36 alu_slice _i15 (op, i0[15], i1[15], c[14], o[15], cout);
37 endmodule
```

tb_alu.v

```
tb_alu.v
1  `timescale 1 ns / 100 ps
2  `define TESTVECS 16
3  module tb;
4  reg clk, reset;
5  reg [1:0] op;
6  reg [15:0] i0, i1;
7  wire [15:0] o;
8  wire cout;
9  reg [33:0] test_vecs [0:(^TESTVECS-1)];
10 integer i;
11 reg [31:0] op_name; // Operation name as string
12 initial
13 begin
14 $dumpfile("tb_alu.vcd");
15 $dumpvars(0,tb);
16 $display("Op | Input A | Input B | Output | Carry | Operation");
17 $display("-----|-----|-----|-----|-----");
18 $monitor("%2b | %8h | %8h | %8h | %1b", op, i0, i1, o, cout);
19 end
20 initial
21 begin
22 reset = 1'b1;
23 #12.5
24 reset = 1'b0;
25 end
26 initial clk = 1'b0;
27 always
28 #5
29 clk =~ clk;
30 initial
31 begin
32 test_vecs[0][33:32] = 2'b00;
33 test_vecs[0][31:16] = 16'h0000;
34 test_vecs[0][15:0] = 16'h0000;
35 test_vecs[1][33:32] = 2'b00;
36 test_vecs[1][31:16] = 16'haa55;
37 test_vecs[1][15:0] = 16'h55aa;
38 test_vecs[2][33:32] = 2'b00;
39 test_vecs[2][31:16] = 16'hffff;
40 test_vecs[2][15:0] = 16'h0001;
41 test_vecs[3][33:32] = 2'b00;
42 test_vecs[3][31:16] = 16'h0001;
43 test_vecs[3][15:0] = 16'h7fff;
44 test_vecs[4][33:32] = 2'b01;
45 test_vecs[4][31:16] = 16'h0000;
46 test_vecs[4][15:0] = 16'h0000;
47 test_vecs[5][33:32] = 2'b01;
48 test_vecs[5][31:16] = 16'haa55;
49 test_vecs[5][15:0] = 16'h55aa;
50 test_vecs[6][33:32] = 2'b01;
51 test_vecs[6][31:16] = 16'hffff;
52 test_vecs[6][15:0] = 16'h0001;
53 test_vecs[7][33:32] = 2'b01;
54 test_vecs[7][31:16] = 16'h0001;
55 test_vecs[7][15:0] = 16'h7fff;
56 test_vecs[8][33:32] = 2'b10;
57 test_vecs[8][31:16] = 16'h0000;
58 test_vecs[8][15:0] = 16'h0000;
59 test_vecs[9][33:32] = 2'b10;
60 test_vecs[9][31:16] = 16'haa55;
61 test_vecs[9][15:0] = 16'h55aa;
62 test_vecs[10][33:32] = 2'b10;
63 test_vecs[10][31:16] = 16'hffff;
64 test_vecs[10][15:0] = 16'h0001;
65 test_vecs[11][33:32] = 2'b10;
66 test_vecs[11][31:16] = 16'h0001;
67 test_vecs[11][15:0] = 16'h7fff;
68 test_vecs[12][33:32] = 2'b11;
69 test_vecs[12][31:16] = 16'h0000;
70 test_vecs[12][15:0] = 16'h0000;
71 test_vecs[13][33:32] = 2'b11;
72 test_vecs[13][31:16] = 16'haa55;
73 test_vecs[13][15:0] = 16'h55aa;
74 test_vecs[14][33:32] = 2'b11;
```

```

75 test_vecs[14][31:16] = 16'hffff;
76 test_vecs[14][15:0] = 16'h0001;
77 test_vecs[15][33:32] = 2'b11;
78 test_vecs[15][31:16] = 16'h0001;
79 test_vecs[15][15:0] = 16'h7fff;
80 end initial (op, i0, i1) = 0;
81 alu alu_0 (op, i0, i1, o, cout);
82 initial begin
83   for(i=0;i<TESTVECS ; i=i+1)
84     begin
85       #10
86       {op, i0, i1}=test_vecs[i];
87       #1; // Small delay to let outputs settle
88       case(op)
89         2'b00: $display("Test %2d: ADD operation", i+1);
90         2'b01: $display("Test %2d: SUB operation", i+1);
91         2'b10: $display("Test %2d: AND operation", i+1);
92         2'b11: $display("Test %2d: OR operation", i+1);
93       endcase
94     end
95   #10 $display("\n Completed!");
96   □ #100 $finish;
97 end
98 endmodule
99
100
101

```

Vvp output

```

D:\iverilog lab\week 8>vvp alu
VCD info: dumpfile tb_alu.vcd opened for output.
Op | Input A | Input B | Output | Carry | Operation
---|---|---|---|---|---
00 | 0000 | 0000 | 0000 | 0
Test 1: ADD operation
00 | aa55 | 55aa | ffff | 0
Test 2: ADD operation
00 | ffff | 0001 | 0000 | 1
Test 3: ADD operation
00 | 0001 | 7fff | 8000 | 0
Test 4: ADD operation
01 | 0000 | 0000 | 0000 | 1
Test 5: SUB operation
01 | aa55 | 55aa | 54ab | 1
Test 6: SUB operation
01 | ffff | 0001 | fffe | 1
Test 7: SUB operation
01 | 0001 | 7fff | 8002 | 0
Test 8: SUB operation
10 | 0000 | 0000 | 0000 | 0
Test 9: AND operation
10 | aa55 | 55aa | 0000 | 0
Test 10: AND operation
10 | ffff | 0001 | 0001 | 1
Test 11: AND operation
10 | 0001 | 7fff | 0001 | 0
Test 12: AND operation
11 | 0000 | 0000 | 0000 | 1
Test 13: OR operation
11 | aa55 | 55aa | ffff | 1
Test 14: OR operation
11 | ffff | 0001 | ffff | 1
Test 15: OR operation
11 | 0001 | 7fff | 7fff | 0
Test 16: OR operation

Completed!

D:\iverilog lab\week 8>
D:\iverilog lab\week 8>gtkwave tb_alu.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[286000] end time.
|

```

GTKWave output

