

DIGITAL DESIGN AND COMPUTER ORGANIZATION LABORATORY

UE24CS251A

Computer Science and Engineering

Questions



- Design and implement 2 bit up synchronous counter using JK flipflop
- 2. Design and implement 2 bit down synchronous counter using JK flipflop
- Design and implement 2 bit up down synchronous counter using JK flipflop
- 4. Design 2 bit ripple up counter using D flipflop Assignment:
- 1. Implement 3 bit ring counter using D flipflop
- 2. Implement 3 bit Johnson counter using D flipflop

1. Design and implement 2 bit up synchronous counter using JK flipflop



| Present (Q1 Q0) | Next (Q1 ⁺ Q0 ⁺) | inputs | | | |
|--------------------|--|--------|----|----|----|
| | | J1 | K1 | J0 | k0 |
| 00 | 01 | 0 | X | 1 | X |
| 01 | 10 | 1 | Х | Х | 1 |
| 10 | 11 | Х | 0 | 1 | X |
| 11 | 00 | Х | 1 | Х | 1 |


Solving using 2 variable K map of present state

$$J0 = 1, K0 = 1$$

$$J1 = Q0, K1 = Q0$$

Design and implement 2 bit up synchronous counter using JK flipflop









```
Module jkff (
// JK Flip-Flop with synchronous module
// 2-bit synchronous up counter using JK flip-flops
module up counter 2bit (input clk, input reset, output [1:0] q);
wire j0, k0, j1, k1;
 assign j0 = 1'b1;
assign K0 = 1'b1;
assign i1 = q[0]
  assign k1 = q[0];
// Instantiate two JK flip-flops
 jkff jkff0 (.clk(clk), .reset(reset), .j(j0), .k(k0), .q(q[0]));
 jkff jkff1 (.clk(clk), .reset(reset), .j(j1), .k(k1), .q(q[1]));endmodule
```

Design and implement 2 bit up synchronous counter using JK flipflop



```
module tb up counter 2bit;
                                                initial begin
                                                    $dumpfile("up counter jk.vcd");
  reg clk, reset;
                                                    $dumpvars(0, tb up counter_2bit);
  wire [1:0] q;
                                                $display("Time\tClk\tReset\tQ1Q0");
  // Instantiate counter
                                                $monitor("%0t\t%b\t%b\t%b%b", $time, clk, reset,
                                                q[1], q[0]);
  up counter 2bit uut (.clk(clk),
                                                    reset = 1; #10; // Apply reset
.reset(reset), .q(q));
                                                    reset = 0;
                                                    #60; // Run counter for a while
  // Clock generation
                                                    reset = 1; #10; // Reset again
                                                    reset = 0;
  initial clk = 0:
                                                    #40;
  always #5 clk = ^{\sim}clk;
                                                    $finish;
// Clock period = 10
                                                  end
                                                endmodule
```

2. Design and implement 2 bit Down synchronous counter using JK flipflop



| Q1q0 | Q1q0(nextsta te) | J1k1 | j0k0 |
|------|---------------------|------|------|
| 11 | 10 | X0 | X1 |
| 10 | 01 | X1 | 1x |
| 01 | 00 | 0x | X1 |
| 00 | 11 | 1x | 1x |

Design and implement 2 bit Down synchronous counter using JK flipflop



Define JK flipflop module

```
// 2-bit synchronous down counter using JK flip-flops
module down_counter_2bit ( input clk, input reset, output [1:0] q);
    // JK inputs wire j0, k0, j1, k1;
assign j0 ,ko values
    assign j[1],k[1] values
    // Instantiate flip-flops
jkff jkff0(-----);
jkff jkff1 (-----);
endmodule
```

Design and implement 2 bit Down synchronous counter using JK flipflop-test bench



initial begin \$\footnote{\text{dumpfile}(\text{"down counter jk.vcd");}}

```
module tb down counter 2bit;
                                        $dumpvars(0, tb down counter 2bit);
reg clk, reset; wire [1:0] q;
// Instantiate counter
                                        $display("Time\tClk\tReset\tQ1Q0");
 down counter 2bit uut (.clk(clk),
                                        $monitor("%0t\t%b\t%b\t%b%b", $time, clk, reset,
.reset(reset), .q(q));
                                        q[1], q[0]);
// Clock generation
  initial begin
                                          reset = 1; #10; // Apply reset
  clk = 0;
                                         reset = 0; #80; // Run counter for a while
 forever #5 clk = ~clk; // Clock
                                        reset = 1; #10; // Reset again
period = 10
                                           reset = 0; #40;
end
                                         $finish;
                                         end
                                        endmodule
```

3. Design and implement 2 bit up -Down synchronous counter using JK flipflop

J0=k0=1

Ji=k1=Mq0+M`Q0`



| M(up_dow n)-up-1, down-0 | Q1q0 | Q1q0 (Next state) | J1k1 | j0k0 |
|--------------------------------|------|-------------------------|------|------|
| 1 | 00 | 01 | 0x | 1x |
| 1 | 01 | 10 | 1x | X1 |
| 1 | 10 | 11 | X0 | 1x |
| 1 | 11 | 00 | X1 | X1 |
| 0 | 11 | 10 | X0 | X1 |
| 0 | 10 | 01 | X1 | 1x |
| 0 | 01 | 00 | 0x | X1 |
| 0 | 00 | 11 | 1x | 1x |

Design and implement 2 bit up -Down synchronous counter using JK flipflop



JK flipflop module

```
module updown_counter_2bit ( input wire clk, input wire rst, input wire up_down, // 1: up, 0: down, output wire [1:0] q);
Define:
JO KO
J1 K1
// Flip-flops instantiation
```

Design and implement 2 bit up -Down synchronous counter using JK flipflop-test bench



```
`timescale 1ns/1ps
module tb updown counter 2bit;
reg clk = 0;
reg rst = 1;
 reg up down = 1;
wire [1:0] q;
updown counter_2bit dut (.clk(clk), .rst(rst),
up down(up_down), .q(q));
// 10 ns period clock always #5 clk = ~clk;
```

Design and implement 2 bit up -Down synchronous counter using JK flipflop-test bench



```
/ Print after each synchronous update
 always @(posedge clk) begin
  $display("%0t clk=%0b rst=%0b upDn=%0b Q=%0b%0b",
      $time, clk, rst, up_down, q[1], q[0]);
 end
 initial begin
  $dumpfile("updown 2bit_jk.vcd");
  $dumpvars(0, tb updown counter 2bit);
```


Design and implement 2 bit up -Down synchronous counter using JK flipflop-test bench



```
// Keep reset high for one edge -> Q becomes 00 at first posedge
  @(negedge\ clk);\ rst=1;
  @(negedge clk); rst = 0; // release just before a posedge
  // Count UP to reach 11: 00 -> 01 -> 10 -> 11
  up down = 1;
  repeat (3) @(negedge clk); // change only on negedge
  // Now count DOWN: 11 -> 10 -> 01 -> 00
  up down = 0;
  repeat (3) @(negedge clk);
  $finish;
 end
endmodule
```

4. Design and implement ripple 2 bit up counter using D flipflops





4. Design and implement ripple 2 bit up counter using D flipflops



```
// Sequence: 00 \rightarrow 01 \rightarrow 10 \rightarrow 11 \rightarrow 00 \rightarrow ...
`timescale 1ns/1ps
module dff (
 input wire clk,
 input wire rst, // async reset, active-high
 input wire d,
 output reg q
 always @(posedge clk or posedge rst) begin
  if (rst) q <= 1'b0;
  else q \le d;
 end
endmodule
```

4. Design and implement ripple 2 bit up counter using D flipflops



```
module ripple up counter 2bit (
 input wire clk,
 input wire rst,
 output wire [1:0] q
 wire q0, q1;
 // LSB toggles every system clock
 dff ffO (.clk(clk), .rst(rst), .d(~q0), .q(q0));
 // MSB toggles when q0 falls (use posedge of \simq0)
 dff ff1 (.clk(\sim q0), .rst(rst), .d(\sim q1), .q(q1));
 assign q = \{q1, q0\};
endmodule
```



Thank you