Digital Design and Computer Organisation Laboratory 3rd Semester, Academic Year 2025

Date:01-09-2025

Name: Prajwal M	SRN:PES2UG24CS910	Section:C

Week Number: 5 Program Number: 5

TITLE:IMPLEMENTAION OF 2:4 Decoder and 4:2 encoder

1. 4:2-Encoder


```
## E encoder4 to ## I would be encoder4x2(input wire i0,input wire i1,input wire i2,input wire i3,output wire y0,output wire y1);

2 assign y1=i2|i3;

3 assign y1=i2|i3;

4 encoder4 to ## Endowodule "endowodule": Unknown word.

**Fencoder4 to ## Endowodule "endowodule": Unkno
```



2.2:4 Decoder

```
    decoder2.v
    module decoder2x4(input wire a,input wire b,output wire y0,output wire y1,output wire y2,output wire y3);
    assign y0=~a&~b;
    assign y2=a&~b;
    assign y3=a&b;
    endmodule "endmodule": Unknown word.
    ""
```

```
    decoder2_tb.v
    module decoder_TB;
    reg a,b;
    wire y0,y1,y2,y3;
    decoder2x4 uut(.a(a),.b(b),.y0(y0),.y1(y1),.y2(y2),.y3(y3));
    initial begin
    $dumpfile("decoder2 test.vcd"); "dumpfile": Unknown word.

    $dumpvars(0,TB); "dumpvars": Unknown word.

    end
    initial begin
    a=0;b=0;
    #5 a=0;b=1;
    #5 a=0;b=1;
    #5 a=1;b=0;
    #5 a=1;b=0;
    initial begin
    initial begin
    $monitor("At time %t, a=%b, b=%b, y0=%b, y1=%b, y2=%b, y3=%b", $time,a,b,y0,y1,y2,y3);
    end
    endmodule "endmodule": Unknown word.
```

```
D:\iverilog lab\week 4>iverilog -o decoder decoder2.v decoder2_tb.v

D:\iverilog lab\week 4>vvp decoder

VCD info: dumpfile decoder2x4_test.vcd opened for output.

At time 0, a=0, b=0, y0=1, y1=0, y2=0, y3=0

At time 5, a=0, b=1, y0=0, y1=1, y2=0, y3=0

At time 10, a=1, b=0, y0=0, y1=0, y2=1, y3=0

At time 15, a=1, b=1, y0=0, y1=0, y2=1, y3=0

At time 15, a=1, b=1, y0=0, y1=0, y2=0, y3=1

D:\iverilog lab\week 4>gtkwave decoder2x4_test.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[15] end time.
```

