

# Digital Design and Computer Organisation Laboratory

3rd Semester, Academic Year 2025

Date:28-09-2025

|                 |                   |           |
|-----------------|-------------------|-----------|
| Name: Prajwal M | SRN:PES2UG24CS910 | Section:C |
|-----------------|-------------------|-----------|

Week Number: 5

Program Number: 5

## TITLE:IMPLEMENTAION OF FLIP FLOPS

### 1. Design and implement D flipflop

```
Dfflipflop.v
1 module d_ff (input wire D, input wire clk, input wire rst, output reg Q);
2     always @(posedge clk) "posedge": Unknown word.
3 begin
4     if (rst) Q <= 1'b0; // Asynchronous reset to 0
5     else Q <= D; // Sample D on rising edge of clock
6 end
7 endmodule "endmodule": Unknown word.
8

d_using_tb.v
1 module TB_D_using_T;
2 reg D;
3 reg CLK;
4 reg RST;
5 wire Q;
6 d_using_t_ff newD (.D(D), .clk(CLK), .rst(RST), .Q(Q));
7 initial begin
8     CLK=1'b0;
9     forever #5 CLK=~CLK;
10 end
11 initial begin
12     $dumpfile("d_using_t.vcd"); "dumpfile": Unknown word.
13     $dumpvars(0, TB_D_using_T); "dumpvars": Unknown word.
14 end
15 initial begin
16     $monitor("Time-%0t | RST=%b | D=%b | Q=%b", $time, RST, D, Q);
17 end
18 initial begin
19     RST=1'b1; D=1'b0; #8;
20     RST=1'b0; #6;
21     D=1'b0; #15; // Q should follow D
22     D=1'b1; #10; // Q should become 1
23     D=1'b0; #10; // Q should become 0
24     D=1'b1; #10; // Q should become 1
25     D=1'b1; #10; // Q should stay 1
26     D=1'b0; #10; // Q should become 0
27     RST=1'b1; #5;
28     RST=1'b0; #15;
29     $finish;
30 end
31 endmodule "endmodule": Unknown word.
32
```

```
D:\iverilog lab\week 6>iverilog -o Dflipflop Dflipflop.v Dflipflop_tb.v
```

```
D:\iverilog lab\week 6>vvp Dflipflop
```


```
VCD info: dumpfile d_ff.vcd opened for output.
```

```
At time      0, D = 0, RST = 1, Q = x
At time    5000, D = 0, RST = 1, Q = 0
At time    9000, D = 0, RST = 0, Q = 0
At time   15000, D = 1, RST = 0, Q = 1
At time   22000, D = 0, RST = 0, Q = 1
At time   25000, D = 0, RST = 0, Q = 0
At time   31000, D = 1, RST = 0, Q = 0
At time   35000, D = 1, RST = 0, Q = 1
At time   42000, D = 0, RST = 0, Q = 1
At time   45000, D = 0, RST = 0, Q = 0
At time   48000, D = 0, RST = 1, Q = 0
At time   53000, D = 0, RST = 0, Q = 0
```

```
D:\iverilog lab\week 6>gtkwave d_ff.vcd
```

```
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
```

```
[0] start time.
[68000] end time.
```



## 2. Design and implement T flip flop

```
tflipflop.v
1  module t_ff (input wire T, input wire clk, input wire rst, output reg Q);
2
3  always @(posedge clk) "posedge": Unknown word.
4  begin if (rst)
5      Q <= 1'b0;
6      else if (T) Q <= ~Q; // toggle
7      else Q <= Q; // hold
8  end
9  endmodule "endmodule": Unknown word.
10
```

```
tflipflop_tb.v
1  module TB_T;
2  reg T;
3  reg CLK;
4  reg RST;
5  wire Q;
6  // Instantiate T flip-flop
7  t_ff newT (.T(T), .clk(CLK), .rst(RST), .Q(Q));
8  // Clock generation: 10 time units period
9  initial begin
10     CLK = 1'b0;
11     forever #5 CLK = ~CLK;
12 end
13 // Waveform dump
14 initial
15 begin
16     $dumpfile("t_ff.vcd"); "dumpfile": Unknown word.
17     $dumpvars(0, TB_T); "dumpvars": Unknown word.
18 end
19 // Monitor prints automatically whenever any signal changes
20 initial
21 begin
22     $monitor("Time=%0t | RST=%b | T=%b | Q=%b", $time, RST, T, Q);
23 end
24 // Stimulus
25 initial
26 begin
27     RST = 1'b1;
28     T = 1'b0; #7;
29     RST = 1'b0; #8;
30     T = 1'b0; #20; // hold
31     T = 1'b1; #40; // toggle
32     T = 1'b0; #20; // hold
33     RST = 1'b1; #6;
34     RST = 1'b0; #14;
35 $finish;
36 end
37
```

```
D:\iverilog lab\week 6>iverilog -o tflipflop tflipflop.v tflipflop_tb.v
```

```
D:\iverilog lab\week 6>vvp tflipflop
```


```
VCD info: dumpfile t_ff.vcd opened for output.
```

```
Time=0 | RST=1 | T=0 | Q=x  
Time=5 | RST=1 | T=0 | Q=0  
Time=7 | RST=0 | T=0 | Q=0  
Time=35 | RST=0 | T=1 | Q=1  
Time=45 | RST=0 | T=1 | Q=0  
Time=55 | RST=0 | T=1 | Q=1  
Time=65 | RST=0 | T=1 | Q=0  
Time=75 | RST=0 | T=0 | Q=0  
Time=95 | RST=1 | T=0 | Q=0  
Time=101 | RST=0 | T=0 | Q=0
```

```
D:\iverilog lab\week 6>gtkwave t_ff.vcd
```

```
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
```

```
[0] start time.  
[115] end time.
```



### 3. Design and implement JK flipflop

```
jkflipflop.v
1 module jk_ff (input wire j, input wire k, input wire clk, input wire rst, output reg q);
2 always @(posedge clk or posedge rst) "posedge": Unknown word.
3 begin
4     if (rst)
5         q <= 1'b0; // Reset to 0
6     else begin
7         case ({j, k})
8             2'b00: q <= q; // No change
9             2'b01: q <= 1'b0; // Reset
10            2'b10: q <= 1'b1; // Set
11            2'b11: q <= ~q; // Toggle
12        endcase "endcase": Unknown word.
13    end
14 end
15 endmodule "endmodule": Unknown word.
16
```

```
jkflipflop_tb.v
1 `timescale 1ns/1ps
2 module tb_jk_ff;
3     reg j, k, clk, rst;
4     wire q;
5     jk_ff jk1 (
6         .j(j),
7         .k(k),
8         .clk(clk),
9         .rst(rst),
10        .q(q)
11    );
12    initial begin
13        clk = 0;
14        forever #5 clk = ~clk;
15    end
16    initial begin
17        $dumpfile("jk_ff.vcd"); "dumpfile": Unknown word.
18        $dumpvars(0, tb_jk_ff); "dumpvars": Unknown word.
19    end
20    initial begin
21        $monitor("Time=%0t | RST=%b | J=%b K=%b | Q=%b", $time, rst, j, k, q);
22        rst = 1; j = 0; k = 0;
23        #10 rst = 0;
24        #10 j = 0; k = 0; // Hold
25        #10 j = 0; k = 1; // Reset
26        #10 j = 1; k = 0; // Set
27        #10 j = 1; k = 1; // Toggle
28        #10 j = 1; k = 1; // Toggle again
29        #10 j = 0; k = 1; // Reset
30        #10 j = 1; k = 0; // Set
31        #20 $finish;
32    end
33 endmodule "endmodule": Unknown word.
34
35
```

```
D:\iverilog lab\week 6>iverilog -o jkflipflop jkflipflop.v jkflipflop_tb.v
```


```
D:\iverilog lab\week 6>vvp jkflipflop
VCD info: dumpfile jk_ff.vcd opened for output.
```

```
Time=0 | RST=1 | J=0 K=0 | Q=0
Time=10000 | RST=0 | J=0 K=0 | Q=0
Time=30000 | RST=0 | J=0 K=1 | Q=0
Time=40000 | RST=0 | J=1 K=0 | Q=0
Time=45000 | RST=0 | J=1 K=0 | Q=1
Time=50000 | RST=0 | J=1 K=1 | Q=1
Time=55000 | RST=0 | J=1 K=1 | Q=0
Time=65000 | RST=0 | J=1 K=1 | Q=1
Time=70000 | RST=0 | J=0 K=1 | Q=1
Time=75000 | RST=0 | J=0 K=1 | Q=0
Time=80000 | RST=0 | J=1 K=0 | Q=0
Time=85000 | RST=0 | J=1 K=0 | Q=1
```

```
D:\iverilog lab\week 6>gtkwave jk_ff.vcd
```

```
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
```

```
[0] start time.
[100000] end time.
```



## ASSIGNMENT QUESTIONS:

### 4. Implement S R flipflop

```

1 module sr_ff (input wire S, input wire R, input wire clk, input wire rst, output reg Q);
2 always @(posedge clk) "posedge": Unknown word.
3 begin
4     if (rst)
5         Q <= 1'b0;
6     else begin
7         case ({S,R})
8             2'b00: Q <= Q;          // hold
9             2'b01: Q <= 1'b0;      // reset
10            2'b10: Q <= 1'b1;      // set
11            2'b11: Q <= 1'bx;      // invalid
12        endcase "endcase": Unknown word.
13    end
14 end
15 endmodule "endmodule": Unknown word.
16

```

```

1 module TB_SR;
2 reg S;
3 reg R;
4 reg CLK;
5 reg RST;
6 wire Q;
7 sr_ff newSR (.S(S), .R(R), .clk(CLK), .rst(RST), .Q(Q));
8 initial begin
9     CLK=1'b0;
10    forever #5 CLK=~CLK;
11 end
12 initial begin
13     $dumpfile("sr_ff.vcd"); "dumpfile": Unknown word.
14     $dumpvars(0, TB_SR); "dumpvars": Unknown word.
15 end
16 initial begin
17     $monitor("Time=%0t | RST=%b | S=%b R=%b | Q=%b", $time, RST, S, R, Q);
18 end
19 initial begin
20     RST=1'b1; S=1'b0; R=1'b0; #8;
21     RST=1'b0; #6;
22     S=1'b0; R=1'b0; #15; // hold
23     S=1'b1; R=1'b0; #10; // set
24     S=1'b0; R=1'b0; #10; // hold
25     S=1'b0; R=1'b1; #10; // reset
26     S=1'b0; R=1'b0; #10; // hold
27     S=1'b1; R=1'b0; #10; // set
28     S=1'b1; R=1'b1; #10; // invalid
29     S=1'b0; R=1'b0; #15; // hold
30     $finish;
31 end
32 endmodule "endmodule": Unknown word.
33

```

```
Windows PowerShell - gtkwan x + v


D:\iverilog lab\week 6>iverilog -o srflipflop srflipflop.v srflipflop_tb.v

D:\iverilog lab\week 6>vvp srflipflop
VCD info: dumpfile sr_ff.vcd opened for output.
Time=0 | RST=1 | S=0 R=0 | Q=x
Time=5 | RST=1 | S=0 R=0 | Q=0
Time=8 | RST=0 | S=0 R=0 | Q=0
Time=29 | RST=0 | S=1 R=0 | Q=0
Time=35 | RST=0 | S=1 R=0 | Q=1
Time=39 | RST=0 | S=0 R=0 | Q=1
Time=49 | RST=0 | S=0 R=1 | Q=1
Time=55 | RST=0 | S=0 R=1 | Q=0
Time=59 | RST=0 | S=0 R=0 | Q=0
Time=69 | RST=0 | S=1 R=0 | Q=0
Time=75 | RST=0 | S=1 R=0 | Q=1
Time=79 | RST=0 | S=1 R=1 | Q=1
Time=85 | RST=0 | S=1 R=1 | Q=x
Time=89 | RST=0 | S=0 R=0 | Q=x

D:\iverilog lab\week 6>gtkwave sr_ff.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[104] end time.
```



**5. To design and implement a D Flip-Flop using a T Flip-Flop in Verilog (iverilog) and verify its operation through simulation.**



```

≡ d_using_tv
1  module d_using_t_ff (input wire D, input wire clk, input wire rst, output wire Q);
2  wire T_input;
3  assign T_input = D ^ Q; // XOR gate logic: T = D XOR Q
4  t_ff tff1 (.T(T_input), .clk(clk), .rst(rst), .Q(Q));
5  endmodule "endmodule": Unknown word.
6

```

```

≡ d_using_t_tb.v
1  module TB_D_using_T;
2  reg D;
3  reg CLK;
4  reg RST;
5  wire Q;
6  d_using_t_ff newD (.D(D), .clk(CLK), .rst(RST), .Q(Q));
7  initial begin
8  | CLK=1'b0;
9  | forever #5 CLK=~CLK;
10 end
11 initial begin
12 | $dumpfile("d_using_t.vcd"); "dumpfile": Unknown word.
13 | $dumpvars(0, TB_D_using_T); "dumpvars": Unknown word.
14 end
15 initial begin
16 | $monitor("Time=%0t | RST=%b | D=%b | Q=%b", $time, RST, D, Q);
17 end
18 initial begin
19 | RST=1'b1; D=1'b0; #8;
20 | RST=1'b0; #6;
21 | D=1'b0; #15; // Q should follow D
22 | D=1'b1; #10; // Q should become 1
23 | D=1'b0; #10; // Q should become 0
24 | D=1'b1; #10; // Q should become 1
25 | D=1'b1; #10; // Q should stay 1
26 | D=1'b0; #10; // Q should become 0
27 | RST=1'b1; #5;
28 | RST=1'b0; #15;
29 | $finish;
30 end
31 endmodule "endmodule": Unknown word.
32

```

```

D:\iverilog lab\week 6>iverilog -o d_using_t .\d_using_t.v .\tflipflop.v .\d_using_t_tb.v

```

```

D:\iverilog lab\week 6>vvp d_using_t
VCD info: dumpfile d_using_t.vcd opened for output.
Time=0 | RST=1 | D=0 | Q=x
Time=5 | RST=1 | D=0 | Q=0
Time=8 | RST=0 | D=0 | Q=0
Time=29 | RST=0 | D=1 | Q=0
Time=35 | RST=0 | D=1 | Q=1
Time=39 | RST=0 | D=0 | Q=1
Time=45 | RST=0 | D=0 | Q=0
Time=49 | RST=0 | D=1 | Q=0
Time=55 | RST=0 | D=1 | Q=1
Time=69 | RST=0 | D=0 | Q=1
Time=75 | RST=0 | D=0 | Q=0
Time=79 | RST=1 | D=0 | Q=0
Time=84 | RST=0 | D=0 | Q=0

```

```

D:\iverilog lab\week 6>gtkwave d_using_t.vcd

```

```

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

```

```

[0] start time.
[99] end time.
|

```

