

# Digital Design and Computer Organisation Laboratory

3rd Semester, Academic Year 2025

Date:29-09-2025

Name: Prajwal M	SRN:PES2UG24CS910	Section:C
-----------------	-------------------	-----------

Week Number: 6

Program Number: 6-11

## 1. Design and implement 2 bit up synchronous counter using JK flipflop

```
counter_2bit_up_sync_jk.v U X
counter_2bit_up_sync_jk.v
1 module jk_ff (input wire j, input wire k, input wire clk, input wire rst, output reg q);
2 always @(posedge clk or posedge rst)
3 begin
4   if (rst)
5     q <= 1'b0;          // Reset to 0
6   else begin
7     case ({j, k})
8       2'b00: q <= q;      // No change
9       2'b01: q <= 1'b0;   // Reset
10      2'b10: q <= 1'b1;   // Set
11      2'b11: q <= ~q;     // Toggle
12    endcase
13  end
14 end
15 endmodule
16
17 // 2-bit synchronous up counter using JK flip-flops
18 module up_counter_2bit ( input clk, input reset, output [1:0] q);
19 wire j0, k0, j1, k1;
20 assign j0=1'b1;
21 assign k0=1'b1;
22 assign j1=q[0];
23 assign k1=q[0];
24 // Instantiate two JK flip-flops
25 jk_ff jkff0 (.clk(clk), .rst(reset), .j(j0), .k(k0), .q(q[0]));
26 jk_ff jkff1 (.clk(clk), .rst(reset), .j(j1), .k(k1), .q(q[1]));
27 endmodule
```

```

upcounter_tb.v
1  module tb_up_counter_2bit;
2  reg clk, reset;
3  wire [1:0] q;
4  // Instantiate counter
5  up_counter_2bit uut (.clk(clk),
6  .reset(reset), .q(q));
7  // clock generation
8  initial clk = 0;
9  always #5 clk = ~clk;
10 // clock period = 10
11 initial begin
12 $dumpfile("up_counter_jk.vcd");
13 $dumpvars(0, tb_up_counter_2bit);
14 $display("Time\tClk\tReset\tQ1Q0");
15 $monitor("%0t\t%b\t%b\t%b%b", $time, clk, reset,
16 q[1], q[0]);
17 reset = 1; #10; // Apply reset
18 reset = 0;
19 #60; // Run counter for a while
20 reset = 1; #10; // Reset again
21 reset = 0;
22 #40;
23 $finish;
24 end
25 endmodule

```

```
D:\iverilog lab\week 7>iverilog -o upcounter counter_2bit_up_sync_jk.v upcounter_tb.v
```


```
D:\iverilog lab\week 7>vvp upcounter
VCD info: dumpfile up_counter_jk.vcd opened for output.
```

Time	Clk	Reset	Q1Q0
0	0	1	00
5	1	1	00
10	0	0	00
15	1	0	01
20	0	0	01
25	1	0	10
30	0	0	10
35	1	0	11
40	0	0	11
45	1	0	00
50	0	0	00
55	1	0	01
60	0	0	01
65	1	0	10
70	0	1	00
75	1	1	00
80	0	0	00
85	1	0	01
90	0	0	01
95	1	0	10
100	0	0	10
105	1	0	11
110	0	0	11
115	1	0	00
120	0	0	00

```
D:\iverilog lab\week 7>gtkwave up_counter_jk.vcd
```

```
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
```

```
[0] start time.
[120] end time.
```



## 2.Design and implement 2 bit down synchronous counter using JK flipflop

```
counter_2bit_down_sync_jk.v
1 module jk_ff (input wire j, input wire k, input wire clk, input wire rst, output reg q);
2 always @(posedge clk or posedge rst)
3 begin
4     if (rst)
5         q <= 1'b0;           // Reset to 0
6     else begin
7         case ({j, k})
8             2'b00: q <= q;      // No change
9             2'b01: q <= 1'b0;   // Reset
10            2'b10: q <= 1'b1;    // Set
11            2'b11: q <= ~q;      // Toggle
12        endcase
13    end
14 end
15 endmodule
16
17 // 2-bit synchronous down counter using JK flip-flops
18 module down_counter_2bit ( input clk, input reset, output [1:0] q);
19 // JK inputs
20 wire j0, k0, j1, k1;
21 assign j0=1'b1;
22 assign k0=1'b1;
23 assign j1=~q[0];
24 assign k1=~q[0];
25 // Instantiate flip-flops
26 jk_ff jkff0(.clk(clk), .rst(reset), .j(j0), .k(k0), .q(q[0]));
27 jk_ff jkff1(.clk(clk), .rst(reset), .j(j1), .k(k1), .q(q[1]));
28 endmodule

= counter_2bit_down_sync_jk.v = downcounter_tb.v ^

downcounter_tb.v
1 module tb_down_counter_2bit;
2 reg clk, reset; wire [1:0] q;
3 // Instantiate counter
4 down_counter_2bit uut (.clk(clk),
5 .reset(reset), .q(q));
6 // Clock generation
7 initial begin
8     clk = 0;
9     forever #5 clk = ~clk; // Clock period = 10
10 end
11 initial begin
12     $dumpfile("down_counter_jk.vcd");
13     $dumpvars(0, tb_down_counter_2bit);
14     $display("Time\tClk\tReset\tQ1Q0");
15     $monitor("%0t\t%b\t%b\t%b\t%b", $time, clk, reset,
16 q[1], q[0]);
17 reset = 1; #10; // Apply reset
18 reset = 0; #80; // Run counter for a while
19 reset = 1; #10; // Reset again
20 reset = 0; #40;
21 $finish;
22 end
23 endmodule
```

```
D:\iverilog lab\week 7>iverilog -o downcounter counter_2bit_down_sync_jk.v downcounter_tb.v
```

```
D:\iverilog lab\week 7>vvp downcounter
```


```
VCD info: dumpfile down_counter_jk.vcd opened for output.
```

Time	Clk	Reset	Q1Q0
0	0	1	00
5	1	1	00
10	0	0	00
15	1	0	11
20	0	0	11
25	1	0	10
30	0	0	10
35	1	0	01
40	0	0	01
45	1	0	00
50	0	0	00
55	1	0	11
60	0	0	11
65	1	0	10
70	0	0	10
75	1	0	01
80	0	0	01
85	1	0	00
90	0	1	00
95	1	1	00
100	0	0	00
105	1	0	11
110	0	0	11
115	1	0	10
120	0	0	10
125	1	0	01
130	0	0	01
135	1	0	00
140	0	0	00

```
D:\iverilog lab\week 7>gtkwave down_counter_jk.vcd
```

```
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
```

```
[0] start time.
```



### 3.Design and implement 2 bit up down synchronous counter using JK flipflop

```
counter_2bit_updown_sync_jk.v
1 module jk_ff (input wire j, input wire k, input wire clk, input wire rst, output reg q);
2   always @(posedge clk or posedge rst)
3   begin
4     if (rst)
5       q <= 1'b0;          // Reset to 0
6     else begin
7       case ({j, k})
8         2'b00: q <= q;      // No change
9         2'b01: q <= 1'b0;   // Reset
10        2'b10: q <= 1'b1;   // Set
11        2'b11: q <= ~q;     // Toggle
12      endcase
13    end
14  end
15 endmodule

16
17 module updown_counter_2bit ( input wire clk, input wire rst, input wire up_down, // 1: up, 0: down
18   output wire [1:0] q);
19   wire j0, k0, j1, k1;
20   // J0, K0 - Q0 always toggles
21   assign j0=1'b1;
22   assign k0=1'b1;
23   // J1, K1 - Q1 toggles based on direction
24   assign j1=up_down ? q[0] : ~q[0];
25   assign k1=up_down ? q[0] : ~q[0];
26   // Flip-flops instantiation
27   jk_ff jkff0(.clk(clk), .rst(rst), .j(j0), .k(k0), .q(q[0]));
28   jk_ff jkff1(.clk(clk), .rst(rst), .j(j1), .k(k1), .q(q[1]));
29 endmodule
```

```

updowncounter_tb.v
1  `timescale 1ns/1ps
2  module tb_updown_counter_2bit;
3  reg clk = 0;
4  reg rst = 1;
5  reg up_down = 1;
6  wire [1:0] q;
7  updown_counter_2bit dut (.clk(clk), .rst(rst), .up_down(up_down), .q(q));
8  // 10 ns period clock
9  always #5 clk = ~clk;
10 // Print after each synchronous update
11 always @(posedge clk) begin
12 $display("%0t clk=%0b rst=%0b upDn=%0b Q=%0b%0b",
13 $time, clk, rst, up_down, q[1], q[0]);
14 end
15 initial begin
16 $dumpfile("updown_2bit_jk.vcd");
17 $dumpvars(0, tb_updown_counter_2bit);
18 // Keep reset high for one edge -> Q becomes 00 at first posedge
19 @(negedge clk); rst = 1;
20 @(negedge clk); rst = 0; // release just before a posedge
21 // Count UP to reach 11: 00 -> 01 -> 10 -> 11
22 up_down = 1;
23 repeat (3) @(negedge clk); // change only on negedge
24 // Now count DOWN: 11 -> 10 -> 01 -> 00
25 up_down = 0;
26 repeat (3) @(negedge clk);
27 $finish;
28 end
29 endmodule

```

```

D:\iverilog lab\week 7>iverilog -o updown_counter_2bit_updown_sync_jk.v updowncounter_tb.v

```

```

D:\iverilog lab\week 7>vvp updown
VCD info: dumpfile updown_2bit_jk.vcd opened for output.
5000 clk=1 rst=1 upDn=1 Q=00
15000 clk=1 rst=1 upDn=1 Q=00
25000 clk=1 rst=0 upDn=1 Q=00
35000 clk=1 rst=0 upDn=1 Q=01
45000 clk=1 rst=0 upDn=1 Q=10
55000 clk=1 rst=0 upDn=0 Q=11
65000 clk=1 rst=0 upDn=0 Q=10
75000 clk=1 rst=0 upDn=0 Q=01

```

```

D:\iverilog lab\week 7>gtkwave updown_2bit_jk.vcd

```

```


GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

```

```

[0] start time.
[80000] end time.
|

```



## Assignment:

### 1. Implement 3 bit ring counter using D flipflop

```

1 module d_ff (input wire D, input wire clk, input wire rst, output reg Q);
2   always @(posedge clk)
3   begin
4     if (rst)      Q<=1'b0;    // Asynchronous reset to 0
5     else         Q<=D;        // Sample D on rising edge of clock
6   end
7 endmodule
8
9 // 3-bit Ring Counter using D Flip-flop
10 module ring_counter_3bit(input clk, input reset, output [2:0] q);
11
12 // Ring counter: 001->010->100->001...
13 // Each D input gets the previous Q output (circular shift)
14 d_ff dff0(.D(q[2]), .clk(clk), .rst(reset), .Q(q[0]));
15 d_ff dff1(.D(q[0]), .clk(clk), .rst(reset), .Q(q[1]));
16 d_ff dff2(.D(q[1]), .clk(clk), .rst(reset), .Q(q[2]));
17
18 endmodule

```



ring\_counter\_tb.v

```
1 module tb_ring_counter;
2 reg clk, reset;
3 wire [2:0] q;
4
5 ring_counter_3bit uut (.clk(clk), .reset(reset), .q(q));
6
7 initial begin
8   clk = 0;
9   forever #5 clk = ~clk;
10  end
11
12 initial begin
13   $dumpfile("ring_counter_3bit.vcd");
14   $dumpvars(0, tb_ring_counter);
15   $display("Time\tClk\tReset\tQ2Q1Q0");
16   $monitor("%0t\t%b\t%b\t%b%b%b", $time, clk, reset, q[2], q[1], q[0]);
17   reset = 1; #10;
18   reset = 0;
19   // Force initial state to 001 for ring counter
20   force uut.dff0.Q = 1'b1;
21   force uut.dff1.Q = 1'b0;
22   force uut.dff2.Q = 1'b0;
23   #1;
24   release uut.dff0.Q;
25   release uut.dff1.Q;
26   release uut.dff2.Q;
27   #60; // Run for 6 cycles to see full ring pattern
28   reset = 1; #10;
29   reset = 0; #30;
30   $finish;
31 end
32 endmodule
```

Do y

```
D:\iverilog lab\week 7>iverilog -o ring ring_counter_3bit.v ring_counter_tb.v
```

```
D:\iverilog lab\week 7>vvp ring
```

```
VCD info: dumpfile ring_counter_3bit.vcd opened for output.
```

Time	Clk	Reset	Q2Q1Q0
0	0	1	xxx
5	1	1	000
10	0	0	001
15	1	0	010
20	0	0	010
25	1	0	100
30	0	0	100
35	1	0	001
40	0	0	001
45	1	0	010
50	0	0	010
55	1	0	100
60	0	0	100
65	1	0	001
70	0	0	001
71	0	1	001
75	1	1	000
80	0	1	000
81	0	0	000
85	1	0	000
90	0	0	000
95	1	0	000
100	0	0	000
105	1	0	000
110	0	0	000

```
D:\iverilog lab\week 7>gtkwave ring_counter_3bit.vcd
```


```
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
```

```
[0] start time.
```

```
[111] end time.
```

```
WM Destroy
```

```
D:\iverilog lab\week 7>|
```



## 2. Implement 3 bit Johnson counter using D flipflop

```
johnson_counter_3bit.v
1  D:\verilog lab\week 7\johnson_counter_3bit.v • Untracked , input wire rst, output reg Q);
2  always @(posedge clk)
3  begin
4      if (rst)      Q<=1'b0;      // Asynchronous reset to 0
5      else          Q<=D;          // Sample D on rising edge of clock
6  end
7  endmodule
8
9  // 3-bit Johnson Counter using D Flip-flop
10 module johnson_counter_3bit(input clk, input reset, output [2:0] q);
11
12 // Johnson counter: 000->001->011->111->110->100->000...
13 // Each D input gets the previous Q, except first gets inverted last Q
14 d_ff dff0(.D(~q[2]), .clk(clk), .rst(reset), .Q(q[0]));
15 d_ff dff1(.D(q[0]), .clk(clk), .rst(reset), .Q(q[1]));
16 d_ff dff2(.D(q[1]), .clk(clk), .rst(reset), .Q(q[2]));
17
18 endmodule
```

```
johnson_counter_tb.v
1  module tb_johnson_counter;
2      reg clk, reset;
3      wire [2:0] q;
4
5      johnson_counter_3bit uut (.clk(clk), .reset(reset), .q(q));
6
7      initial begin
8          clk = 0;
9          forever #5 clk = ~clk;
10         end
11
12         initial begin
13             $dumpfile("johnson_counter_3bit.vcd");
14             $dumpvars(0, tb_johnson_counter);
15             $display("Time\tClk\tReset\tQ2Q1Q0");
16             $monitor("%0t\t%b\t%b\t%b%b%b", $time, clk, reset, q[2], q[1], q[0]);
17             reset = 1; #10;
18             reset = 0; #120; // Run for 12 cycles to see full Johnson sequence
19             reset = 1; #10;
20             reset = 0; #40;
21             $finish;
22         end
23     endmodule
```

```
D:\iverilog lab\week 7>iverilog -o john johnson_counter_3bit.v johnson_counter_tb.v
```

```
D:\iverilog lab\week 7>vvp john
```

```
VCD info: dumpfile johnson_counter_3bit.vcd opened for output.
```

Time	Clk	Reset	Q2Q1Q0
0	0	1	xxx
5	1	1	000
10	0	0	000
15	1	0	001
20	0	0	001
25	1	0	011
30	0	0	011
35	1	0	111
40	0	0	111
45	1	0	110
50	0	0	110
55	1	0	100
60	0	0	100
65	1	0	000
70	0	0	000
75	1	0	001
80	0	0	001
85	1	0	011
90	0	0	011
95	1	0	111
100	0	0	111
105	1	0	110
110	0	0	110
115	1	0	100
120	0	0	100
125	1	0	000
130	0	1	000
135	1	1	000
140	0	0	000
145	1	0	001
150	0	0	001
155	1	0	011
160	0	0	011
165	1	0	111
170	0	0	111
175	1	0	110
180	0	0	110

```
D:\iverilog lab\week 7>gtkwave johnson_counter_3bit.vcd
```

```
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
```

```
[0] start time.
```

```
[180] end time.
```

