Digital Design and Computer Organisation Laboratory 3rd Semester, Academic Year 2025

Date:28-09-2025


Name: Prajwal M	SRN:PES2UG24CS910	Section:C

Week Number: 5 Program Number: 5

TITLE: IMPLEMENTAION OF FLIP FLOPS

1. Design and implement D flipflop

```
D:\iverilog lab\week 6>iverilog -o Dflipflop Dflipflop.v Dflipflop_tb.v
D:\iverilog lab\week 6>vvp Dflipflop
VCD info: dumpfile d_ff.vcd opened for output.
                             0, D = 0, RST = 1, Q = x
At time
At time
                          5000, D = 0, RST = 1, \hat{Q} = 0
At time
                          9000, D = 0, RST = 0, Q = 0
                        15000, D = 1, RST = 0, \hat{Q} = 1
At time
                        22000, D = 0, RST = 0, \hat{Q} = 1
At time
                        25000, D = 0, RST = 0, \hat{Q} = 0
At time
                        31000, D = 1, RST = 0, Q = 0
At time
                        35000, D = 1, RST = 0, \hat{Q} = 1
At time
                        42000, D = 0, RST = 0, Q = 1
At time
                        45000, D = 0, RST = 0, \hat{Q} = 0
At time
At time
                        48000, D = 0, RST = 1, Q = 0
At time
                        53000, D = 0, RST = 0, Q = 0
D:\iverilog lab\week 6>gtkwave d_ff.vcd
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
[0] start time.
[68000] end time.
```



2. Design and implement T flip flop

```
D:\iverilog lab\week 6>iverilog -o tflipflop tflipflop.v tflipflop_tb.v

D:\iverilog lab\week 6>vvp tflipflop

VCD info: dumpfile t_ff.vcd opened for output.

Time=0 | RST=1 | T=0 | Q=0

Time=5 | RST=1 | T=0 | Q=0

Time=7 | RST=0 | T=0 | Q=0

Time=35 | RST=0 | T=1 | Q=1

Time=45 | RST=0 | T=1 | Q=1

Time=55 | RST=0 | T=1 | Q=0

Time=55 | RST=0 | T=1 | Q=0

Time=75 | RST=0 | T=0 | Q=0

Time=75 | RST=0 | T=0 | Q=0


Time=95 | RST=1 | T=0 | Q=0

Time=95 | RST=1 | T=0 | Q=0

D:\iverilog lab\week 6>gtkwave t_ff.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI


[0] start time.
[115] end time.
```



3. Design and implement JK flipflop

```
| Image: graph | Image: graph
```

```
D:\iverilog lab\week 6>iverilog -o jkflipflop jkflipflop.v jkflipflop_tb.v
D:\iverilog lab\week 6>vvp jkflipflop
VCD info: dumpfile jk_ff.vcd opened for output.
Time=0 | RST=1 | J=0 K=0 | Q=0
              RST=0
Time=10000 |
                         J=0 K=0
                                    Q=0
Time=30000
               RST=0
                         J=0 K=1
                                    Q=0
Time=40000
                         J=1 K=0
                                    Ò=0
               RST=0
Time=45000
               RST=0
                         J=1 K=0
                                    Q=1
Time=50000
               RST=0
                         J=1 K=1
                                    Q=1
                                    Q=0
Time=55000
               RST=0
                         J=1 K=1
Time=65000
               RST=0
                         J=1 K=1
                                    Q=1
Time=70000
               RST=0
                         J=0 K=1
                                    Q=1
Time=75000
               RST=0
                         J=0 K=1
                                    Q=0
Time=80000
               RST=0
                         J=1 K=0
                                    Q=0
Time=85000
               RST=0
                        J=1 K=0
                                    Q=1
D:\iverilog lab\week 6>gtkwave jk_ff.vcd
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
 [0] start time.
 [100000] end time.
```



ASSIGNMENT QUESTIONS:


4. Implement S R flipflop

```
■ srflipflop_tb.v

 1 module TB_SR;
      reg CLK;
      reg RST;
      wire Q;
     sr_{ff} newSR (.S(S), .R(R), .clk(CLK), .rst(RST), .Q(Q));
        CLK=1'b0;
$dumpfile("sr_ff.vcd"); "dumpfile": Unknown word.
$dumpvars(0, TB_SR); "dumpvars": Unknown word.
    end
16 v initial begin
17 | $monitor("Time=%0t | RST=%b | S=%b R=%b | Q=%b", $time, RST, S, R, Q);
        RST=1'b1; S=1'b0; R=1'b0; #8;
         RST=1'b0; #6;
         S=1'b0; R=1'b0; #15; // hold
        S=1'b1; R=1'b0; #10; // set
S=1'b0; R=1'b0; #10; // hold
S=1'b0; R=1'b1; #10; // reset
S=1'b0; R=1'b0; #10; // hold
         S=1'b1; R=1'b0; #10; // set
        S=1'b0; R=1'b0; #15; // hold
        $finish;
```

```
  Windows PowerShell - gtkwa₁ × + ∨

D:\iverilog lab\week 6>iverilog -o srflipflop srflipflop.v srflipflop_tb.v
D:\iverilog lab\week 6>vvp srflipflop
VCD info: dumpfile sr_ff.vcd opened for output.
Time=0 | RST=1 | S=0 R=0 | Q=x
Time=5 | RST=1 | S=0 R=0 | Q=0
Time=8 | RST=0 | S=0 R=0 | Q=0
Time=29 | RST=0 | S=1 R=0 | Q=0
Time=35 | RST=0 | S=1 R=0 | Q=1
  ime=35
                 RST=0
  Γime=39
                 RST=0
                               S=0 R=0
                 RST=0
RST=0
                               S=0 R=1
  Time=49
  ime=55
                               S=0
                                     R=1
  ime=59
                               S=1 R=0
S=1 R=0
S=1 R=1
  Γime=69
                 RST=0
 Time=75
Time=79
                 RST=0
                 RST=0
D:\iverilog lab\week 6>gtkwave sr_ff.vcd
 GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
[0] start time.
[104] end time.
```



5. To design and implement a D Flip-Flop using a T Flip-Flop in Verilog (iverilog) and verify its operation through simulation.

```
module d using t ff (input wire D, input wire clk, input wire rst, output wire Q);
      wire T_input;
      assign T_input = D ^ Q; // XOR gate logic: T = D XOR Q
      t_ff tff1 (.T(T_input), .clk(clk), .rst(rst), .Q(Q));

■ d_using_t_tb.v

    module TB_D_using_T;
     reg D;
    reg RST;
     wire Q;
      CLK=1'b0;
     $dumpfile("d_using_t.vcd");
      $dumpvars(0, TB_D_using_T);
     $monitor("Time=%0t | RST=%b | D=%b | Q=%b", $time, RST, D, Q);
      RST=1'b0; #6;
      D=1'b1; #10; // Q should become 1
      D=1'b0; #10; // Q should become 0
      D=1'b1; #10; // Q should become 1
      D=1'b1; #10; // Q should stay 1
      D=1'b0; #10; // Q should become 0
      RST=1'b1; #5;
      RST=1'b0; #15;
      $finish;
                 "endmodule": Unknown word.
D:\iverilog lab\week 6>iverilog -o d_using_t .\d_using_t.v .\tflipflop.v .\d_using_t_tb.v
D:\iverilog lab\week 6>vvp d_using_t
VCD info: dumpfile d_using_t.vcd opened for output.
Time=0 | RST=1 | D=0 | Q=x
Time=5
          RST=1
                  D=0
                         Q=0
                 D=0 | Q=0
Time=8
          RST=0
          RST=0
Time=29
                    D=1
                         Q=0
Time=35
           RST=0
                    D=1
Time=39
           RST=0
                    D=0
Time=45
           RST=0
                    D=0
                          Q=0
Time=49
           RST=0
                    D=1
                          Q=0
                          Q=1
Q=1
Time=55
           RST=0
                    D=1
 Time=69
           RST=0
                    D=0
Time=75
           RST=0
                   D=0
                          0=0
Time=79
           RST=1
                   D=0
                          Q=0
Time=84 | RST=0 |
                   D=0 | Q=0
D:\iverilog lab\week 6>gtkwave d_using_t.vcd
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
[0] start time.
 [99] end time.
```

