Digital Design and Computer Organisation Laboratory 3rd Semester, Academic Year 2025

Date:29-09-2025

Name: Prajwal M	SRN:PES2UG24CS910	Section:C


Week Number: 6 Program Number: 6-11

1. Design and implement 2 bit up synchronous counter using JK flipflop

```
≡ counter_2bit_up_sync_jk.v ∪ ×
                                                                                               (1) (1)
1 module jk_ff (input wire j, input wire k, input wire clk, input wire rst, output reg q);
      always @(posedge clk or posedge rst)
         q <= 1'b0;
          case ({j, k})
            2'b00: q <= q;
           2'b01: q <= 1'b0;
           2'b10: q <= 1'b1;
           2'b11: q <= ~q;
      module up counter 2bit (input clk, input reset, output [1:0] q);
     wire j0, k0, j1, k1;
     assign j0=1'b1;
     assign k0=1'b1;
     assign j1=q[0];
     assign k1=q[0];
 25 jk_ff jkff0 (.clk(clk), .rst(reset), .j(j0), .k(k0), .q(q[0]));
     jk_ff jkff1 (.clk(clk), .rst(reset), .j(j1), .k(k1), .q(q[1]));
```


```
■ upcounter_tb.v

        module tb_up_counter_2bit;
        reg clk, reset;
        wire [1:0] q;
        up_counter_2bit uut (.clk(clk),
        .reset(reset), .q(q));
        always #5 clk = ~clk;
        $dumpfile("up_counter_jk.vcd");
        $dumpvars(0, tb_up_counter_2bit);
        $display("Time\tClk\tReset\tQ1Q0");
        $monitor("%0t\t%b\t%b\t%b\t%b\b", $time, clk, reset,
        q[1], q[0]);
        reset = 1; #10; // Apply reset
        reset = 0;
        #60; // Run counter for a while
        reset = 1; #10; // Reset again
        reset = 0;
        #40;
        $finish;
        endmodule
   25
D:\iverilog lab\week 7>iverilog -o upcounter counter_2bit_up_sync_jk.v upcounter_tb.v
 D:\iverilog lab\week 7>gtkwave up_counter_jk.vcd
 GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
 [0] start time.
[120] end time.
```



2.Design and implement 2 bit down synchronous counter using JK flipflop

```
module jk_ff (input wire j, input wire k, input wire clk, input wire rst, output reg q);
always @(posedge clk or posedge rst)
    2'b00: q <= q;
2'b01: q <= 1'b0;
module down_counter_2bit ( input clk, input reset, output [1:0] q);
wire j0, k0, j1, k1;
assign j0=1'b1;
assign k0=1'b1;
assign j1=~q[0];
assign k1=~q[0];
// Instantiate flip-flops
                           = downcounter to.v > ^
 reg clk, reset; wire [1:0] q;
 .reset(reset), .q(q));
 clk = 0;
 initial begin
 $dumpfile("down_counter_jk.vcd");
$dumpvars(0, tb_down_counter_2bit);
$display("Time\tClk\tReset\tQ1Q0");
$monitor("%0t\t%b\t%b\t%b\b", $time, clk, reset,
q[1], q[0]);
 reset = 1; #10; // Apply reset
 reset = 0; #80; // Run counter for a while
reset = 1; #10; // Reset again
 reset = 0; #40;
 $finish;
```



3.Design and implement 2 bit up down synchronous counter using JK flipflop

```
≡ counter_2bit_updown_sync_jk.v
     module jk_ff (input wire j, input wire k, input wire clk, input wire rst, output reg q);
     always @(posedge clk or posedge rst)
     if (rst)
          q <= 1'b0;
         case ({j, k})
           2'b00: q <= q;
           2'b01: q <= 1'b0;
           2'b10: q <= 1'b1;
           2'b11: q <= ~q;
     endmodule
     module updown_counter_2bit ( input wire clk, input wire rst, input wire up_down, // 1: up, 0: do
     output wire [1:0] q);
     wire j0, k0, j1, k1;
     assign j0=1'b1;
     assign k0=1'b1;
     assign j1=up_down ? q[0] : ~q[0];
     assign k1=up_down ? q[0] : ~q[0];
     jk_ff jkff0(.clk(clk), .rst(rst), .j(j0), .k(k0), .q(q[0]));
    jk_ff jkff1(.clk(clk), .rst(rst), .j(j1), .k(k1), .q(q[1]));
```

```
≡ updowncounter_tb.v

■ updowncounter_tb.v
     `timescale 1ns/1ps
     module tb_updown_counter_2bit;
     reg clk = 0;
     reg up_down = 1;
    wire [1:0] q;
     updown_counter_2bit dut (.clk(clk), .rst(rst), .up_down(up_down), .q(q));
     always @(posedge clk) begin
     $display("%0t clk=%0b rst=%0b upDn=%0b Q=%0b%0b",
    $time, clk, rst, up_down, q[1], q[0]);
$\dumpfile("updown_2bit_jk.vcd");
     $dumpvars(0, tb updown counter 2bit);
     @(negedge clk); rst = 1;
     @(negedge clk); rst = 0; // release just before a posedge
     up down = 1;
     repeat (3) @(negedge clk); // change only on negedge
     up_down = 0;
     repeat (3) @(negedge clk);
     $finish;
```

```
D:\iverilog lab\week 7>iverilog -o updown counter_2bit_updown_sync_jk.v updowncounter_tb.v

D:\iverilog lab\week 7>vvp updown

VCD info: dumpfile updown_2bit_jk.vcd opened for output.

5000 clk=1 rst=1 upDn=1 Q=00

15000 clk=1 rst=1 upDn=1 Q=00

25000 clk=1 rst=0 upDn=1 Q=00

35000 clk=1 rst=0 upDn=1 Q=01

45000 clk=1 rst=0 upDn=1 Q=10

55000 clk=1 rst=0 upDn=0 Q=11

65000 clk=1 rst=0 upDn=0 Q=10


75000 clk=1 rst=0 upDn=0 Q=01

D:\iverilog lab\week 7>gtkwave updown_2bit_jk.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.

[80000] end time.
```



Assignment:

1. Implement 3 bit ring counter using D flipflop

```
module tb_ring_counter;
     reg clk, reset;
     wire [2:0] q;
     ring_counter_3bit uut (.clk(clk), .reset(reset), .q(q));
     forever #5 clk = ~clk;
     $dumpfile("ring_counter_3bit.vcd");
     $dumpvars(0, tb_ring_counter);
     $display("Time\tClk\tReset\tQ2Q1Q0");
$monitor("%0t\t%b\t%b\t%b\b%b", $time, clk, reset, q[2], q[1], q[0]);
     reset = 1; #10;
     reset = 0;
    force uut.dff0.Q = 1'b1;
     force uut.dff1.Q = 1'b0;
     force uut.dff2.Q = 1'b0;
     release uut.dff0.Q;
     release uut.dff1.Q;
    release uut.dff2.Q;
27 #60; // Run for 6 cycles to see full ring pattern
    reset = 1; #10;
     reset = 0; #30;
     $finish;
                                                                                                  (i) Do y
```

```
D:\iverilog lab\week 7>iverilog -o ring ring_counter_3bit.v ring_counter_tb.v
D:\iverilog lab\week 7>vvp ring
VCD info: dumpfile ring_counter_3bit.vcd opened for output.
Time Clk Reset Q2Q1Q0
                               XXX
                    1
0
                               000
10
                               001
15
20
25
30
35
                    0
                               010
          1
0
1
                               010
                    0
                               100
          0
                    0
                               100
                    0
                               001
40
                    0
                               001
          0
1
0
45
50
55
                               010
010
                    0
                    0
                               100
          1
0
1
60
                    0
                               100
                    0
                               001
65
70
71
75
80
81
          0
                    0
1
1
                               001
                               001
          1
0
0
                               000
                    1
                               000
                               000
85
90
95
                    ō
          1
0
1
                               000
                    0
                               000
                     0
                               000
100
                     0
                               000
105
                     0
                               000
          0
110
                               000
D:\iverilog lab\week 7>gtkwave ring_counter_3bit.vcd
GTKWave Analyzer v3.3.48 (w)1999-2013 BSI
[0] start time.
[111] end time.
WM Destroy
D:\iverilog lab\week 7>
GTKWave - ring_counter_3bit.vcd
                                                                                                                            ×
File Edit Search Time Markers View Help
¥ □ <u>□</u> □ Q Q
                          ♦ | From: 0 sec
                                                                  To: 111 sec
                                                                                    Marker: -- | Cursor: 0 sec
▼ SST
                            Signals
                                       Waves
                            Time
clk
                            q[2:0]
                                       xxx 000 001 010
                                                           100
                                                                   001
                                                                            010
                                                                                    100
                                                                                            001
                                                                                                     000
                             reset
           ......
Type Signals
```

Filter:

Append Insert

Replace

Þ

2. Implement 3 bit Johnson counter using D flipflop

```
≡ johnson_counter_3bit.v
     D:\iverilog lab\week 7\johnson_counter_3bit.v • Untracked , input wire rst, output reg Q);
      always @(posedge clk)
      if (rst)
                      Q<=1'b0;
               Q<=D;
      endmodule
      module johnson counter 3bit(input clk, input reset, output [2:0] q);
     d_ff dff0(.D(~q[2]), .clk(clk), .rst(reset), .Q(q[0]));
     d_ff dff1(.D(q[0]), .clk(clk), .rst(reset), .Q(q[1]));
     d_ff dff2(.D(q[1]), .clk(clk), .rst(reset), .Q(q[2]));
     endmodule
≡ johnson_counter tb.v
      module tb_johnson_counter;
      reg clk, reset;
      wire [2:0] q;
      johnson counter 3bit uut (.clk(clk), .reset(reset), .q(q));
      initial begin
      clk = 0;
      forever #5 clk = ~clk;
      $dumpfile("johnson_counter_3bit.vcd");
      $dumpvars(0, tb_johnson_counter);
     $display("Time\tClk\tReset\tQ2Q1Q0");
     $monitor("%0t\t%b\t%b\t%b\b%b%b", $time, clk, reset, q[2], q[1], q[0]);
```

reset = 0; □#120; // Run for 12 cycles to see full Johnson sequence

reset = 1; #10;

reset = 1; #10; reset = 0; #40; \$finish;

endmodule

```
D:\iveritog lab\week 7>iveritog -o john johnson_counter_3bit.v johnson_counter_tb.v

D:\iveritog lab\week 7>vvp john

VCD info: dumpfile johnson_counter_3bit.vcd opened for output.

Time Clk Reset Q2Q100

0 0 1 xxx

5 1 1 000

10 0 0 000

15 1 0 001

20 0 0 001

20 1 0 011

30 0 0 011

30 0 0 011

30 0 0 011

30 0 0 011

30 0 0 011

30 0 0 011

55 1 0 010

65 1 0 000

65 1 0 000

65 1 0 000

75 1 0 001

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

81 0 0 01

82 1 0 011

83 1 0 011

84 1 0 01

85 1 0 000

75 1 0 000

75 1 0 001

80 0 0 01

80 0 0 01

81 0 0 001

82 1 0 001

83 1 0 010

84 0 0 001

85 1 0 010

85 1 0 010

86 1 0 000

87 1 0 001

88 0 0 001

89 0 0 01

80 0 0 01

80 0 0 01

81 0 0 001

82 1 0 000

83 1 0 000

84 0 0 000

85 1 0 000

86 0 0 000

87 1 0 001

88 0 0 001

89 0 0 001

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01

80 0 0 01
```

