

Digital Design and Computer Organisation Laboratory

3rd Semester, Academic Year 2025

Date:19-08-2025

Name: Prajwal M	SRN:PES2UG24CS910	Section:C
-----------------	-------------------	-----------

Week Number: 3

Program Number: 3

TITLE:IMPLEMENTAION OF BCD ADDER

```
1 module bcd_adder(  
2     input [3:0] a,  
3     input [3:0] b,  
4     input cin,  
5     output [3:0] sum,  
6     output cout    "cout": Unknown word.  
7 );  
8     wire [3:0] temp_sum;  
9     wire temp_cout;    "cout": Unknown word.  
10    wire correction;  
11    wire [3:0] correction_val;  
12    wire [3:0] final_sum;  
13    wire final_cout;    "cout": Unknown word.  
14    ripple_carry_adder rca(.a(a), .b(b), .cin(cin), .sum(temp_sum), .cout(temp_cout));    "cout": Unknown word.  
15    assign correction = temp_cout | (temp_sum[3] & (temp_sum[2] | temp_sum[1]));    "cout": Unknown word.  
16    assign correction_val = correction ? 4'b0110 : 4'b0000;  
17    ripple_carry_adder rca_correction(.a(temp_sum), .b(correction_val), .cin(1'b0), .sum(sum), .cout(cout));    "co  
18 endmodule    "endmodule": Unknown word.  
19
```

```

1 module bcd_adder_tb;
2     reg [3:0] a, b;
3     reg cin;
4     wire [3:0] sum;
5     wire cout; "cout": Unknown word.
6
7     bcd_adder uut(
8         .a(a),
9         .b(b),
10        .cin(cin),
11        .sum(sum),
12        .cout(cout) "cout": Unknown word.
13    );
14
15    initial begin
16        $dumpfile("bcd_adder_tb.vcd"); "dumpfile": Unknown word.
17        $dumpvars(0, bcd_adder_tb); "dumpvars": Unknown word.
18        $display("Time | a | b | cin | sum | cout"); "cout": Unknown word.
19        $monitor("%4d | %d | %d | %b | %d | %b", $time, a, b, cin, sum, cout); "cout": Unknown word.
20        a = 0; b = 0; cin = 0; #10;
21        a = 0; b = 1; cin = 0; #10;
22        a = 0; b = 2; cin = 0; #10;
23        a = 0; b = 3; cin = 0; #10;
24        a = 0; b = 4; cin = 0; #10;
25        a = 0; b = 5; cin = 0; #10;
26        a = 0; b = 6; cin = 0; #10;
27        a = 0; b = 7; cin = 0; #10;
28        a = 0; b = 8; cin = 0; #10;
29        a = 0; b = 9; cin = 0; #10;
30        a = 1; b = 0; cin = 0; #10;
31        a = 1; b = 1; cin = 0; #10;
32        a = 1; b = 2; cin = 0; #10;
33        a = 1; b = 3; cin = 0; #10;
34        a = 1; b = 4; cin = 0; #10;
35        $finish;
36    end
37 endmodule "endmodule": Unknown word.

```

```

D:\iverilog lab\week 3>iverilog -o bcdadder bcd_adder.v ripple_carry_adder.v basic.v fulladder.v halfadd.v bcd_adder_tb.v
D:\iverilog lab\week 3>vvp bcdadder
VCD info: dumpfile bcd_adder_tb.vcd opened for output.
Time|a|b|cin|sum|cout
0|0|0|0|0|0
10|0|1|0|1|0
20|0|2|0|2|0
30|0|3|0|3|0
40|0|4|0|4|0
50|0|5|0|5|0
60|0|6|0|6|0
70|0|7|0|7|0
80|0|8|0|8|0
90|0|9|0|9|0
100|1|0|0|1|0
110|1|1|0|2|0
120|1|2|0|3|0
130|1|3|0|4|0
140|1|4|0|5|0

D:\iverilog lab\week 3>gtkwave bcd_adder_tb.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[150] end time.

```

