## Digital Design and Computer Organisation Laboratory 3rd Semester, Academic Year 2025

Date:19-08-2025

Name: Prajwal M	SRN:PES2UG24CS910	Section:C

Week Number: 3 Program Number: 3

TITLE: IMPLEMENTAION OF HALF, FULL, RIPPLE CARRY ADDER

## 1.HALF ADDER


```
D:\iverilog lab\week 3>iverilog -o halfadd halfadd.v basic.v halfadder_tb.v

D:\iverilog lab\week 3>vvp halfadd

VCD info: dumpfile halfadd_test.vcd opened for output.


0a=0, b=0, sum=0, carry=0
5a=0, b=1, sum=1, carry=0
10a=1, b=0, sum=1, carry=0
15a=1, b=1, sum=0, carry=1
```

D:\iverilog lab\week 3>



## 2.FULL ADDER

```
reg aa, bb, cc;
            wire ss, cy;
            fulladder uut(.a(aa),.b(bb),.cin(cc),.sum(ss),.cout(cy));
            initial begin
                $dumpfile("fulladder_test.vcd"); "dumpfile": Unknown word.
$dumpvars(0, fulladder_tb); "dumpvars": Unknown word.
                $monitor($time, "a=%b, b=%b, cin=%b, sum=%b, cout=%b", aa, bb, cc, ss, cy); "cout": Unknown word.
0
                #5 aa=1'b0; bb=1'b0; cc=1'b0;
                #5 aa=1'b0; bb=1'b1; cc=1'b0;
                #5 aa=1'b1; bb=1'b0; cc=1'b0;
                #5 aa=1'b0; bb=1'b0; cc=1'b1;
                #5 aa=1'b0; bb=1'b1; cc=1'b1;
                #5 aa=1'b1; bb=1'b0; cc=1'b1;
                #5 aa=1'b1; bb=1'b1; cc=1'b1;
                 $finish;
```



## **3.RIPPLE CARRY ADDER**

```
e_carry_adder_tb.v
'timescale 1 ns / 100 ps
'TESTVECS_10 "TESTVECS": Unknown word.
                      timescale 1 ns / 100 ps
define TESTVECS 10 "TESTVECS": Unknown
module th;
reg clk, reset;
reg [3:0] i0, i1;
reg cin;
wire [3:0] o;
wire cout;
reg [8:0] test vecs [0:('TESTVECS-1)];
integer i;
initial
herin
                       $dumpfile("rca_test.vcd"); "dumpfile": Unknown word.
$dumpyars(0,tb); "dumpvars": Unknown word.
                        $dumpvars(0,tb);
                      reset = 1'b1; #12.5 reset = 1'b0; end initial clk = 1'b0; initial begin test vecs(0) = 9'b000000000; test vecs(1) = 9'b0000000000; test vecs(2) = 9'b000000000; test vecs(2) = 9'b000000000; vecs": Unknown word. test vecs(3) = 9'b001000100; vecs": Unknown word. test vecs(5) = 9'b001000100; vecs": Unknown word. test vecs(6) = 9'b101010111; vecs": Unknown word. test vecs(3) = 9'b10101111; vecs": Unknown word. test vecs(3) = 9'b111011111; vecs": Unknown word. test vecs(3) = 9'b111011111; vecs": Unknown word.
                        initial begin #6
for(i=0;i<`TESTVECS;i=i+1) "TESTVECS": Unknown word.</pre>
                      begin #10 {i0, i1, cin}=test_vecs[i];
end □#100 $finish; end
                      always@(i0 or i1 or cin)

$monitor("At time = %t, i0=%b, i1=%b,cin=%b,Sum = %b,Carry %b", $time,i0,i1,cin,o,cout); "cout": Unknown word.

endmodule "endmodule": Unknown word.
     Windows PowerShell
D:\iverilog lab\week 3>iverilog -o rippadd fulladder.v basic.v ripple_carry_adder.v ripple_carry_adder_tb.v
D:\iverilog lab\week 3>vvp rippadd

VCD info: dumpfile rca_test.vcd opened for output.

At time = 0, i0=0000, i1=0000, cin=0, Sum = 0000, Carry 0

At time = 260, i0=0000, i1=0000, cin=1, Sum = 0001, Carry 0

At time = 360, i0=0001, i1=0001, cin=0, Sum = 0010, Carry 0

At time = 460, i0=0001, i1=0001, cin=1, Sum = 0011, Carry 0

At time = 560, i0=0010, i1=0010, cin=0, Sum = 0100, Carry 0

At time = 660, i0=0010, i1=0010, cin=1, Sum = 0101, Carry 0

At time = 760, i0=1010, i1=1011, cin=0, Sum = 0101, Carry 1

At time = 860, i0=1010, i1=1011, cin=0, Sum = 0110, Carry 1

At time = 960, i0=1110, i1=1111, cin=0, Sum = 1110, Carry 1

At time = 1060, i0=1110, i1=1111, cin=1, Sum = 1110, Carry 1
D:\iverilog lab\week 3>vvp rippadd
D:\iverilog lab\week 3>
```

