
BTNL
CPU_RESETN
BTNR
BTND
BTNU
BTNC
CLK100MHZ
SW[15:0]
rst_sync_reg[1:0]
C
D
Q
RTL_REG
blink_cnt0_i
I1
I0[23:0]
O[23:0]
RTL_ADD
blink_cnt_i
S=25'sb0101111101011110000100000 I0[23:0]
S=default I1[23:0]
O[23:0]
S[24:0]
RTL_MUX
blink_cnt_i__0
S=1'b0 I0
S=default I1
O
S
RTL_MUX
blink_cnt_reg[23:0]
RST
C
D
Q
RTL_REG_SYNC
reset_sig0_i
I0
O
RTL_INV
U_DEB_R
btn_in
clk
btn_pulse
Debounce
U_DEB_U
btn_in
clk
btn_pulse
Debounce
reset_g0_i
I0
O
RTL_INV
blink_sig_i
A[24:0]
O
RTL_ROM
blink_sig0_i
I0
O
RTL_INV
blink_sig_i__0
S=1'b0 I0
S=default I1
O
S
RTL_MUX
doneA_g2_i
I0
I1
=
O
RTL_EQ
emergency_i
S=1'b0 I0
O
S
RTL_MUX
recallA_g2_i
I0
I1
=
O
RTL_EQ
U_DEB_L
btn_in
clk
btn_pulse
Debounce
reset_sig_reg
C
D
Q
RTL_REG
arriveB_g_i
I0
I1
O
RTL_AND
arriveA_g_i
I0
I1
O
RTL_AND
U_DEB_D
btn_in
clk
btn_pulse
Debounce
U_DEB_C
btn_in
clk
btn_pulse
Debounce
blink_sig_reg
RST
C
CE
D
Q
RTL_REG_SYNC
doneB_g1_i
I0
I1
O
RTL_AND
doneA_g1_i
I0
I1
O
RTL_AND
recallB_g1_i
I0
I1
O
RTL_AND
recallA_g1_i
I0
I1
O
RTL_AND
call_trigger1_i
I0
I1
O
RTL_OR
doneB_g_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
doneA_g_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
reset_g_i
I0
I1
O
RTL_AND
take_g_i
I0
I1
O
RTL_AND
AN2_i
I0
I1
=
O
RTL_EQ
recallB_g_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
recallA_g_i
S=1'b1 I0
S=default I1
O
S
RTL_MUX
u_queue
arriveA_btn
arriveB_btn
clk
doneA_btn
doneB_btn
recallA_btn
recallB_btn
resetcount
sw_ab
sw_show_queue
sw_show_recall
sw_vip
take_btn
an[7:0]
dp
led[15:0]
seg[6:0]
QueueSystem
AN1_i
I0
I1
O
RTL_AND
call_trigger0_i
I0
I1
O
RTL_OR
AN_i
S=1'b1 I0[7:0]
S=default I1[7:0]
O[7:0]
S
RTL_MUX
AN1_i__0
I0
I1
O
RTL_AND
call_trigger_i
I0
I1
O
RTL_OR
AN_i__0
S=1'b1 I0[7:0]
S=default I1[7:0]
O[7:0]
S
RTL_MUX
SEG_i
V=B"0000110", S=1'b1 I0[6:0]
S=default I1[6:0]
O[6:0]
S
RTL_MUX
LED_i
S=1'b1 I0[15:0]
S=default I1[15:0]
O[15:0]
S
RTL_MUX
u_buzzer
call_pulse
clk
emergency
mute
buzzer_out
BuzzerCtrl
DP
AN[7:0]
SEG[6:0]
LED[15:0]
JA[7:0]