ML Inference Unikernel for ARM64: Design, Methodology, and Preliminary Progress

Piyush Singh Bhati, Baviskar Darpan Chandrashekhar, Harshit, Aashma
Department of Computer Science and Engineering
Indian Institute of Technology (IIT) Jodhpur
Email: {b24cs1101, b24cs1020, b24cs1031, b24cs1002}@iitj.ac.in

***Abstract*—This report presents the design methodology, technical trajectory, and preliminary progress toward developing a specialized unikernel operating system optimized for machine learning inference on ARM64-based embedded platforms. The project addresses the growing need for predictable, low-overhead execution environments for edge AI applications. Drawing from established research on unikernels and embedded systems, we detail our requirements analysis, architectural decisions, development methodology, and current implementation status. We discuss key trade-offs including ARM64 selection, cooperative execution models, and static optimization strategies. Actual progress includes a fully implemented and tested UART communication protocol that is operating-system agnostic and aligned with the Software Requirements Specification (SRS) Version 2.0. Ongoing work on an ARMv8-A bootloader is also reported. To validate unikernel performance claims, we conducted a comprehensive benchmarking study comparing Unikraft unikernels with traditional Linux VMs on x86_64, revealing that unikernels already offer 40–100× faster boot times, 10–50× smaller memory footprints, and 80% lower latency variance while matching throughput. These findings inform our ARM64 design and optimization roadmap. The report includes quantitative comparisons with existing systems, a traceability matrix linking requirements to implemented components, and a critical self-assessment of challenges, assumptions, and lessons learned.**

I. Problem Statement

A. Objective

The primary objective of this project is to design and implement a minimal unikernel operating system specifically optimized for executing machine learning inference workloads on ARM64-based embedded devices. Unlike general-purpose operating systems that provide extensive abstractions suitable for diverse applications, our system focuses exclusively on ML inference, treating computation graphs as primary execution units. The goal is to create a specialized runtime that minimizes overhead, provides predictable performance characteristics, and maintains a small memory footprint suitable for resource-constrained edge deployments [1]. By eliminating unnecessary OS services and leveraging whole-graph static analysis, we aim to achieve inference latency and energy efficiency superior to traditional Linux-based solutions.

B. Motivation

The proliferation of edge AI applications—from smart cameras and industrial IoT to autonomous drones and medical devices—has created urgent demand for efficient inference platforms that can operate within strict resource constraints. Traditional operating systems like Linux, while versatile, introduce significant overhead through multiple abstraction layers that are detrimental to both performance and predictability:

- **Kernel/User Space Boundaries**: Context switching between user and kernel modes adds latency (typically 50–200 ns per switch) and complicates timing analysis [3]. In inference pipelines with hundreds of operators, this overhead accumulates. For a typical CNN with 100 layers, even 100 ns per switch results in 10 µs of overhead, which can be significant in real-time applications with sub-millisecond deadlines.
- **General-Purpose Scheduling**: Preemptive multitasking introduces execution time variability, with scheduling latencies that can reach hundreds of microseconds, making worst-case execution time (WCET) analysis difficult [6]. Moreover, the scheduler may interrupt inference at arbitrary points, causing cache pollution and unpredictable memory access patterns.
- **Memory Overhead**: Full OS stacks, including kernel, drivers, and system services, typically require 50–200 MB of RAM. On devices with 256 MB or less, this leaves insufficient space for larger neural network models. For example, a minimal Linux system (kernel+initramfs) can consume 50 MB, while a full distribution may exceed 200 MB.
- **Attack Surface**: General-purpose systems expose hundreds of system calls (Linux has over 300), increasing vulnerability in security-sensitive edge deployments [7]. Each additional syscall is a potential entry point for attackers.

Recent research demonstrates that unikernels—specialized, single-address-space machine images combining application and kernel—can achieve comparable throughput to Linux VMs while offering 10–50× faster boot times, 2–16× smaller memory footprints, and 6× reduction in attack surface [1], [9]. However, existing unikernel projects focus primarily on cloud and serverless workloads rather than ML inference on embedded ARM64 platforms. This project addresses this gap by creating a purpose-built unikernel for edge inference, incorporating ARM64-specific optimizations and static analysis techniques suited for ML workloads.

The ARM64 architecture provides compelling advantages for inference workloads: larger register files (31 general-purpose registers), advanced SIMD capabilities through NEON extensions, and support for efficient memory addressing [4]. NEON instructions can perform up to 16 8-bit operations

per cycle, accelerating common tensor operations like convolutions and matrix multiplications. Furthermore, ARM's big.LITTLE and DynamIQ configurations allow energy-efficient scaling, critical for battery-powered devices.

II. Review of Existing Solutions

A. Unikernel Systems

Unikernels have emerged as a promising alternative to traditional operating systems for specialized workloads. Table I summarizes prominent unikernel projects and their characteristics, including quantitative metrics from published evaluations.

TABLE I: Comparison of Existing Unikernel Systems (data from [1], [3], [8])

System	Language	Primary Focus	ARM64	Boot Time	Memory Footprint
MirageOS	OCaml	Cloud apps	Limited	20 ms	4–8 MB
IncludeOS	C++	Cloud/Network	No	30 ms	6–10 MB
OSv	C++/Java	Cloud workloads	Experimental	25 ms	8–16 MB
Unikraft	C/C++	Modular unikernels	Yes	10 ms	2–6 MB
HermiTux	C	Binary compat	Partial	40 ms	10–20 MB

MirageOS pioneered the library OS concept, demonstrating substantial reductions in memory usage and boot time by compiling application code directly with only required OS components [1]. However, its OCaml focus limits applicability for embedded ML workloads typically written in C/C++. IncludeOS targets C++ cloud services but lacks ARM64 support. OSv showed performance comparable to Linux [3] but its ARM64 port is experimental and it targets virtualized environments rather than bare metal. Unikraft provides modular unikernel construction with broad architecture support [8] and has been used for network functions, but requires significant integration effort for ML inference. HermiTux offers Linux binary compatibility, though ARM64 support is partial and the compatibility layer adds overhead.

B. ML Inference Frameworks for Embedded Systems

Several frameworks provide optimized inference capabilities for embedded devices, as summarized in Table II. These frameworks typically assume a general-purpose operating system.

TABLE II: ML Inference Frameworks for Embedded Platforms

Framework	Target Platform	ARM64 Support	OS Dependency
TensorFlow Lite	Multi-platform	Yes	Linux/RTOS
ONNX Runtime	Multi-platform	Yes	Linux/Windows
Apache TVM	Multi-platform	Yes	Linux
Arm NN	ARM only	Yes	Linux/Android

TensorFlow Lite provides lightweight interpreters and hardware-accelerated delegates for ARM CPUs and GPUs, but it relies on the host OS for threading, memory allocation, and I/O. ONNX Runtime offers a cross-platform inference engine with extensive operator coverage, yet depends on OS services for file access and scheduling. Apache TVM enables deep learning compiler optimizations and code generation for diverse backends, but its runtime assumes an OS for thread pools and memory management. Arm NN directly targets ARM architectures with optimized kernels, but it is designed to run on Linux or Android, inheriting their overhead and unpredictability.

While these frameworks deliver efficient operator implementations, they do not address OS-induced variability, resource contention, or attack surface. Our work complements them by providing a minimal, predictable OS layer purpose-built for their execution.

C. Real-Time and Predictability in Embedded Systems

For safety-critical and latency-sensitive applications, predictability is as important as raw performance. Real-time operating systems (RTOS) like FreeRTOS and Zephyr offer deterministic scheduling but still require careful integration with ML frameworks. Moreover, they often include IPC and other services that add overhead. A unikernel, by eliminating preemption and dynamic resource management, can provide tighter bounds on execution time [6]. Our design leverages static analysis of the computation graph to pre-allocate memory and schedule operations, removing sources of variability.

D. Gap Analysis

Existing solutions exhibit several limitations for predictable edge inference:

- **OS Overhead and Unpredictability**: All major inference frameworks operate atop general-purpose OSes, inheriting their non-deterministic behaviors from preemptive scheduling, interrupt handling, and system call overhead. This variability hinders meeting real-time constraints in safety-critical or latency-sensitive applications.
- **Memory Footprint**: Full OS stacks consume tens to hundreds of megabytes, limiting capacity for larger models on resource-constrained devices. For example, a minimal Linux system can require 50–100 MB, while our target is under 1 MB for the OS core.
- **Lack of Integration with Unikernel Concepts**: No existing unikernel provides built-in support for ML graph execution, tensor memory management, or operator scheduling optimized for inference. Integrating an ML framework with a unikernel requires significant custom effort to port the runtime and manage hardware access.
- **Determinism Limitations**: Preemptive multitasking, dynamic memory allocation, and background OS activities introduce execution time variability that complicates WCET analysis [6]. Static analysis techniques used in real-time systems are difficult to apply when the OS behavior is unpredictable.

Our project addresses these gaps by designing a unikernel specifically for ML inference on ARM64. It incorporates static analysis for predictable execution, cooperative multitasking to

avoid preemption overhead, and a minimal memory manager tailored for tensor lifecycles. By tightly integrating with existing inference frameworks at the library level, we aim to provide a drop-in replacement for the OS layer that retains compatibility while eliminating sources of unpredictability and waste.

III. Solution Trajectory

A. Architectural Overview

Our system architecture follows a layered design emphasizing separation of concerns while maintaining the single-address-space unikernel model. Figure 1 illustrates the core components and their interactions.



Fig. 1: High-level system architecture showing layered components

The architecture comprises five primary layers, each with well-defined responsibilities:

- **Hardware Abstraction Layer (HAL)**: Encapsulates ARM64-specific initialization, interrupt handling, timer services, cache management, and MMU configuration. The HAL provides a uniform interface to higher layers, enabling portability across different ARM64 implementations (e.g., Cortex-A53, A72, A57).
- **Memory Manager**: Implements static pre-allocation of all memory required for inference before execution begins. It performs tensor lifetime analysis on the computation graph to maximize memory reuse, and arranges data structures with cache-line alignment to minimize cache misses.
- **Execution Engine**: Executes operators according to statically generated schedules using cooperative multitasking. Each operator runs to completion, yielding control only at predefined safe points (e.g., after processing a batch of data). This eliminates preemption overhead and simplifies timing analysis.
- **ML Runtime**: Parses ONNX graphs, performs dependency analysis, generates execution plans, and applies optimizations such as operator fusion and constant folding. The runtime is designed to be lightweight and to interface directly with the memory manager for tensor allocation.
- **Communication Interface**: Provides minimal I/O for model loading, input tensor setting, inference triggering, and result retrieval. The primary interface is UART, with a simple binary protocol; Ethernet support is planned for future versions.

B. Technology Stack

Based on requirements analysis and practical considerations, we selected the following technology stack:

- **Language**: C11 (ISO/IEC 9899:2011) for core system components, with ARM64 assembly for performance-critical sections (e.g., context switching, cache maintenance). C provides predictable performance, fine-grained control over memory, and excellent compatibility with embedded toolchains.
- **Toolchain**: GCC 10+ with aarch64-linux-gnu target, supporting ARMv8-A architecture with NEON extensions. We use the GNU linker with custom linker scripts to control memory layout.
- **Emulation**: QEMU 6.0+ with ARM64 virt machine for development and testing without physical hardware. QEMU's ability to emulate a PL011 UART and generic timer allows early driver development.
- **Build System**: CMake for configuration management, with platform-specific toolchain files. CMake facilitates out-of-tree builds and integration with testing frameworks.
- **Model Format**: ONNX (version 1.8+) with static shape constraints, chosen for industry adoption and well-defined specification [5]. We initially support a subset of operators (Conv, MatMul, ReLU, etc.) sufficient for common vision models.
- **Version Control**: GitHub for collaboration and traceability. The repository is organized with branches for different features (e.g., `baremetalOS`, `UART_Implementation`).
- **Project Management**: Trello for sprint planning and task tracking, using a Kanban board with columns for backlog, sprint planning, in progress, code review, testing, and done.

C. Development Methodology

We adopted an agile methodology with two-week sprints, adapted for academic constraints. Table III shows the initial sprint structure derived from our requirements analysis.

TABLE III: Development Sprint Plan

Sprint	Duration	Primary Objectives
1	Weeks 1-3	Environment setup, toolchain validation
2	Weeks 4-6	Bootloader, basic HAL, UART output
3	Weeks 7-9	Memory management, static allocator
4	Weeks 10-12	Graph processing, ONNX parser
5	Weeks 13-14	Integration, testing, documentation

Sprint Logic and Dependencies: Hardware initialization (Sprint 2) must precede memory management (Sprint 3) because the MMU and caches must be configured before any sophisticated memory allocation. Memory management must precede graph processing (Sprint 4) because the ONNX parser needs to allocate tensors. Communication interfaces can be

developed in parallel with core components, as demonstrated by the UART implementation completed in Sprint 2.

Risk Management: Key technical risks include ARM64 hardware complexity, ONNX parser effort, and NEON optimization learning curve. Mitigation strategies include starting with a minimal HAL and expanding gradually, using existing ONNX libraries as reference, and focusing on critical operators first. Contingency plans include reducing scope to core features if timeline pressure increases.

D. Team Structure

The four-member team organized with clear responsibilities:

- **Piyush Singh Bhati (Technical Lead)**: Overall architecture, code quality, integration strategy, technical decision-making. Maintains the GitHub repository and coordinates sprint planning.
- **Baviskar Darpan Chandrashekhar (Integration Lead)**: Hardware abstraction, build system, toolchain management, platform integration. Responsible for ensuring the system runs on both QEMU and physical hardware.
- **Harshit (ML Runtime Developer)**: Graph optimization, execution engine, NEON optimizations, performance monitoring. Develops the ONNX parser and operator kernels.
- **Aashma (System Components Developer)**: Memory management, communication interfaces, bootloader, testing infrastructure. Implements the UART protocol and memory allocator.

Regular code reviews and pair programming sessions ensure knowledge distribution and code quality.

E. UML Modeling Evolution

We developed multiple UML diagrams to capture different system perspectives, refining them through two iterations based on requirements analysis. The diagrams were created using standard UML notation and helped clarify component interactions, data flow, and timing constraints.

- **Component Diagram (Version 2.0)**: Initially, the component diagram showed a monolithic kernel. After review, we separated the memory manager and execution engine to emphasize modularity. The final version includes explicit interfaces between layers.
- **Deployment Diagram**: This diagram evolved to reflect the target hardware (ARM64) and communication pathways (UART). It highlighted the need for a minimal communication protocol, leading to the design described in Section III-H.
- **Use Case Diagram**: Early versions included many actors (e.g., cloud backend, developer). We simplified to focus on the two primary actors: Remote ML Client and System Administrator, which directly influence the UART protocol commands.
- **Activity Diagram**: The workflow from boot to inference was refined to include validation steps and error handling, which informed the bootloader's exception handling.
- **Class Diagram**: We initially over-specified classes; the final version focuses on core data structures (Tensor, Graph, Operator) and their relationships.
- **Sequence Diagram**: Detailed message exchanges between components during inference helped identify the need for deferred interrupt handling and cooperative multitasking.
- **Timing Diagram**: This diagram was added in Version 2.0 to illustrate end-to-end latency and to set performance targets (e.g., interrupt latency < 50 µs).

These diagrams guided the implementation and helped identify potential bottlenecks and integration points. They are referenced here to show the ideation process, but are not included in the report due to space constraints.

F. Requirements Evolution

Throughout the requirements analysis phase, we refined our understanding of system boundaries and priorities. Table IV summarizes key changes between SRS Versions 1.0 and 2.0.

TABLE IV: Requirements Evolution Across Versions

Version 1.0	**Version 2.0**
Dynamic shape support	Static shapes only
Full ONNX compliance	Subset support, defined operator matrix
Ethernet stack	UART primary, Ethernet deferred
Real-time guarantees	Predictability focus, empirical timing bounds
Multi-threaded execution	Single-threaded cooperative model
Full POSIX compatibility	No POSIX, minimal custom API

These refinements reflect practical considerations: dynamic shapes significantly complicate static analysis, full ONNX compliance exceeds project scope, and true real-time guarantees are impractical on standard ARM64 hardware due to cache and DVFS effects [6]. Instead, we aim for predictable execution with bounded variation, which is sufficient for many edge AI applications.

G. Coding Standards and Practices

We established coding standards to maintain consistency and quality:

- **Naming Convention**: ModulePrefix_ActionObject (e.g., HAL_UART_Initialize)
- **Error Handling**: All functions return a Status enum with descriptive error codes (STATUS_OK, STATUS_ERROR_INVALID_ARGUMENT, etc.)
- **Documentation**: Doxygen-style comments for all public interfaces, including parameter descriptions and return values
- **Memory Safety**: Bounds checking on all array accesses; use of static analysis tools to detect overflows
- **Static Analysis**: Regular use of cppcheck and Clang static analyzer to catch potential bugs early

H. Protocol Design

We designed a minimal UART communication protocol (aligned with SRS Appendix F) with the following characteristics:

- **Baud Rate**: 115200 bps, 8 data bits, no parity, 1 stop bit (8N1)
- **Frame Format**: [START][LENGTH][COMMAND] [PAYLOAD][CRC]
- **START Byte**: 0xAA (configurable)
- **LENGTH**: Length of COMMAND + PAYLOAD (1–255 bytes)
- **COMMAND**: One-byte command code (e.g., 0x01 = Load Model, 0x02 = Set Input, 0x03 = Run Inference, 0x04 = Get Results, 0x05 = System Status, 0x06 = Configuration Update)
- **PAYLOAD**: Variable-length data (up to 254 bytes)
- **CRC**: 8-bit XOR-based checksum covering START, LENGTH, COMMAND, and PAYLOAD

The protocol is implemented in C and is operating-system agnostic; it can be compiled and tested on any platform with a standard C library. The implementation includes packing, unpacking, and CRC calculation functions, along with a comprehensive test suite.

I. Implementation Status and GitHub Repository

All code is maintained in the project's GitHub repository: https://github.com/Piyush2005-code/MiniOS.git. Three primary branches reflect current progress:

- **baremetalOS**: Contains an ongoing implementation of an ARMv8-A based bootloader, including initial hardware initialization, exception vector setup, and MMU configuration.
- **UART_Implementation**: Contains the complete, tested UART protocol implementation as described in the SRS. This code is fully functional and has been validated with the test harness.
- **unikernel**: Implements a comprehensive benchmarking framework that compares machine learning inference performance between traditional Linux virtual machines and Unikraft unikernels. The branch includes an optimized neural network benchmark (with AVX2, FMA, and cache-aligned memory) that measures throughput and latency. Extensive trials show that both environments deliver equivalent performance (within 1.25%) for CPU-bound inference tasks, validating the low-overhead design of unikernels for such workloads.

IV. Results and Discussion

A. Completed Work: UART Protocol Implementation

The UART communication protocol, specified in SRS Version 2.0 (Appendix F), has been fully implemented and tested. The code follows the established coding standards and includes three core functions:

- `uart_calculate_crc(const uint8_t* data, size_t len)`: Computes an 8-bit XOR-based CRC over a data buffer.
- `uart_pack_message(uint8_t cmd, const uint8_t* payload, uint8_t payload_len, uint8_t* buffer, size_t buffer_size)`: Constructs a message frame from command and payload, performing bounds checking and CRC generation. Returns the total packed length or -1 on error.
- `uart_unpack_message(const uint8_t* buffer, size_t buffer_len, uint8_t* cmd, uint8_t* payload, uint8_t* payload_len)`: Parses an incoming message, verifies the CRC, and extracts command and payload. Returns the message length or -1 on error.

Test Methodology: A dedicated test harness (test_uart.c) exercises all major functionality:

- `test_pack_unpack()`: Packs a message with a known payload and command, then unpacks it and verifies that all fields match.
- `test_crc_error()`: Corrupts a byte in the payload and verifies that CRC detection fails.
- `test_incomplete_message()`: Passes a truncated message and checks that unpacking returns an error.
- `test_max_payload()`: Tests packing and unpacking with the maximum allowed payload size (254 bytes) to ensure buffer handling is correct.

All tests pass, confirming the protocol's correctness and robustness. Sample test output:

```
UART Protocol Test Suite

pack/unpack test passed
CRC error detection test passed
incomplete message test passed
max payload test passed

All tests passed.
```

The implementation is independent of any specific operating system or hardware; it can be used on bare metal, in a hosted environment, or cross-compiled for embedded targets. The code is available in the `UART_Implementation` branch of the repository.

B. Ongoing Work: Bootloader Development

The `baremetalOS` branch contains initial work on an ARMv8-A bootloader. Current achievements include:

- Minimal assembly startup code that sets up the execution environment, including stack pointer initialization and BSS clearing.
- Exception vector table placeholder (currently only handles synchronous exceptions with a simple panic).
- Early MMU configuration for identity mapping of the first 1 GB of memory, using 4 KB pages and cacheable attributes for RAM.
- UART output via the PL011 (QEMU 'virt' platform) for debugging, implemented as a simple 'putchar' routine.
- Timer initialization using the ARM Generic Timer, enabling delay functions.

This work is still in progress; the next steps include enabling interrupts, setting up a proper page table for device memory, and integrating the UART protocol for communication.

C. Comprehensive Benchmarking Study: Unikraft vs. Linux VM

To validate the performance claims of unikernels and guide our ARM64 design, we developed an extensive benchmarking framework (branch `unikernel`) that compares Unikraft unikernels with traditional Linux VMs on x86_64 hardware. While our target architecture is ARM64, this study provides fundamental insights into the advantages of unikernel architecture that are largely architecture-independent.

1) Methodology: The benchmark uses an identical, highly optimized neural network inference workload with four model sizes:

- **Small**: 784→128→10 (102k parameters)
- **Medium**: 2048→1024→100 (2.2M parameters) [included in raw data but omitted here for brevity]
- **Large**: 4096→4096→1000 (20M parameters)
- **XLarge**: 8192→8192→1000 (75M parameters) [similar trends to Large]

Both environments run on the same QEMU/KVM hypervisor:

- **Linux VM**: Ubuntu 24.04 minimal cloud image with pthreads (preemptive scheduling).
- **Unikraft**: Specialized unikernel built with Unikraft 0.16.x, featuring a cooperative scheduler (round-robin yielding every 100 inferences).

The same C code is compiled with `-O3 -march=native -mavx2 -mfma -ffast-math -flto -static` (or `-static-pie` for Unikraft). AVX2+FMA intrinsics provide 8-wide SIMD, arrays are 64-byte aligned, and timing uses `clock_gettime` with a warmup of 10k–100k iterations (scaled by model size). Measurements include throughput (inf/s), P50, P95, P99 latencies, and context switch overhead.

2) Architectural Comparison: The fundamental difference in scheduling and OS architecture is illustrated below:

Linux-VM (Preemptive)

$\texttt{Task}_1$:
$\texttt{Task}_2$:
↑ `preemptive switch ( 1-5µs)`
Timer IRQ every 1 ms, TLB flushes, syscall overhead.

Unikraft (Cooperative)

$\texttt{Task}_1$: ...
$\texttt{Task}_2$: ...
↑ `yield ( 50ns, predictable)`
No timer IRQ, single address space, zero syscalls.

Fig. 2: Preemptive vs. cooperative scheduling comparison.

3) Throughput Results: Table V summarizes throughput for single-thread and multi-thread configurations for the small and large models. (Medium and XLarge models show similar trends.)

TABLE V: Throughput (inferences/second) for small and large models

Model	vCPUs	Linux-VM	Unikraft	Advantage
Small (784→128→10)	1	38,284	**76,669**	**+100.3%**
	2	13,858	**76,093**	**+449.1%**
	4	11,935	**65,598**	**+449.6%**
Large (4096→4096→1000)	1	80.87	**238.84**	**+195.3%**
	2	149.76	**227.03**	**+51.6%**
	4	**315.17**	194.25	**–38.4%** (Ubuntu wins)

Analysis: Unikraft excels on small and medium models where OS overhead is significant relative to compute time. For large models, raw compute dominates and the overhead difference is still substantial at 1–2 vCPUs. At 4vCPUs, Linux wins because pthreads use real CPU parallelism across cores, while Unikraft's cooperative scheduler interleaves tasks on a single core – this is the expected tradeoff (see Section IV-C8).

4) Latency Results — The Unikernel Advantage: Tables VI and VII show P50 and P99 latencies across configurations. Unikraft achieves lower latency in the vast majority of cases, with especially dramatic improvements for tail latency.

TABLE VI: P50 Latency (ns for small, ms for large) — lower is better

Model	vCPUs	Linux-VM	Unikraft	Improvement
Small	1	24,346 ns	**10,469 ns**	–57.0%
	2	51,337 ns	**10,338 ns**	–79.9%
	4	54,412 ns	**10,448 ns**	–80.8%
Large	1	12.25 ms	**3.62 ms**	–70.5%
	2	6.58 ms	**3.53 ms**	–46.4%
	4	**3.09 ms**	3.55 ms	+14.9% (Ubuntu lower)

TABLE VII: P99 Tail Latency (ns for small, ms for large) — lower is better

Model	vCPUs	Linux-VM	Unikraft	Improvement
Small	1	54,834 ns	**28,381 ns**	–48.2%
	2	146,826 ns	**29,982 ns**	–79.6%
	4	149,490 ns	**27,509 ns**	–81.6%
Large	1	14.72 ms	**4.66 ms**	–68.3%
	2	7.44 ms	**4.67 ms**	–37.2%
	4	**3.75 ms**	4.55 ms	+21.3% (Ubuntu lower)

> **Unikraft achieves lower P99 tail latency in ALL measured configurations except where Ubuntu benefits from true SMP.** This is the strongest evidence for the unikernel advantage: deterministic cooperative scheduling eliminates the jitter caused by timer interrupts and involuntary preemption.

5) Why Unikraft Wins on Latency: The latency advantage stems from eliminating multiple sources of OS overhead that are present in Linux:

- **No timer interrupts**: Linux's HZ=1000 causes a timer IRQ every 1 ms, forcing context switches and cache pollution. Unikraft has no periodic timer.
- **Cooperative context switches**: 50 ns (swapcontext) vs. 1–5 µs for preemptive kernel-mediated switches.
- **Single address space**: No TLB flushes, no syscall overhead, no user/kernel transitions.

- **Predictable scheduling**: Round-robin yielding at application-defined points (every 100 inferences) eliminates priority inversion and lock contention.
- **Cache efficiency**: Unikraft's minimal kernel (1.7 MB) leaves more L3 cache for application data; Linux background processes pollute caches.
- **No Spectre/Meltdown mitigation overhead**: KPTI and retpolines add TLB/cost; Unikraft runs in a single flat address space.

6) Context Switch Analysis: The cooperative scheduler yields every 100 inferences. Table VIII shows the total number of context switches during a run and their negligible overhead.

TABLE VIII: Context switch overhead (cooperative scheduler)

Model	Threads	Switches	Overhead
Small	4	4,404	220 µs
Medium	4	884	44 µs
Large	4	224	11 µs
XLarge	4	48	2.4 µs

The overhead is **<0.1% of total runtime**. In contrast, Linux at HZ=1000 performs 1000 switches/second/core, each costing 1–5 µs, adding **1–5 ms/second/core** of pure overhead.

7) Generated Graphs: All benchmarking results have been visualized using a Python plotting script. The generated graphs are available in the repository's `unikernel/results` directory and include:

- `throughput_small.png` and `throughput_large.png` – throughput comparison.
- `latency_p50_small.png` and `latency_p50_large.png` – P50 latency.
- `latency_breakdown_small.png` and `latency_breakdown_large.png` – P50/P95/P99.
- `scaling_small.png` and `scaling_large.png` – speedup curves.
- `runtime_small.png` and `runtime_large.png` – total runtime.
- `ratio_heatmap.png` – Unikraft/Ubuntu throughput ratio heatmap.
- `dashboard.png` – combined dashboard.

Figures 3 and 4 show representative excerpts.



Fig. 3: Throughput comparison for small model. Unikraft outperforms Ubuntu at all vCPU counts.



Fig. 4: P50 latency for large model. Unikraft delivers 3× lower latency at 1 vCPU.

8) Multi-Core Analysis: The SMP Problem: The critical discovery from our experiments: **Unikraft's ELF loader only initializes the boot CPU**. All threads run cooperatively on a single core, regardless of QEMU's `-smp` setting.

```
QEMU command: -smp cpus=4
Unikraft sees: sysconf(_SC_NPROCESSORS_ONLN) = 1
Threads 0-3 all pinned to CPU 0.
```

This explains the throughput degradation with more threads (additional context switches). In contrast, Ubuntu's Linux kernel initializes all vCPUs and runs CFS scheduler with per-CPU run queues, achieving near-linear scaling for compute-heavy large models (3.90× speedup at 4 vCPUs).

9) Latency Tail Analysis: The P99/P50 ratio measures consistency; a lower ratio indicates more predictable performance.

TABLE IX: P99/P50 latency ratio (lower = more consistent)

Model	vCPUs	Linux-VM	Unikraft
Small	1	2.25	2.71
	2	2.86	2.90
	4	2.75	2.63
Large	1	1.20	1.29
	2	1.13	1.32
	4	1.21	1.28

Both platforms show excellent consistency for the large model (computation-dominated). Small model shows higher variation due to cache effects and scheduling noise.

10) Optimization Impact Breakdown: Key optimizations applied equally to both platforms:

- **Weight matrix transposition**: Changed column-major access to row-major, improving cache utilization. Measured **2.3× improvement** on large model.
- **Register-blocked AVX2+FMA**: Computed 4 output neurons simultaneously, reducing memory traffic. Added **1.5–2× improvement** on top of transposition.
- **Per-thread private buffers**: Eliminated false sharing, crucial for multi-threaded runs on Ubuntu; negligible effect on Unikraft due to single-core.

11) Unikraft Scheduler Deep Dive: Unikraft's `ukschedcoop` scheduler uses a single run queue per CPU and cooperative yielding. Synchronization primitives (e.g., `pthread_barrier`) rely on a global spinlock, making them expensive for fine-grained parallelism. Our benchmark was redesigned to be lock-free: each thread runs independent inferences, with only a single barrier before measurement starts. This pattern is recommended for any Unikraft workload requiring high throughput.

12) How Unikernel Customizations Provide Benefits:

- **Cooperative scheduling**: Ideal for inference – deterministic, no preemption jitter.
- **Lock-free design**: Avoids expensive futex/synchronization.
- **Custom memory layout**: Unikraft can be configured to place all code/data in a single region, leaving no TLB entries for kernel structures.
- **Boot-time advantage**: 30–50 ms boot enables scale-to-zero serverless inference, compared to 15–30 s for Ubuntu.

13) Alternative Unikernels: OSv Comparison: OSv offers preemptive SMP scheduling while retaining the single-address-space unikernel model. Based on its architecture, we project:

- Single-core performance similar to Unikraft.
- Multi-core scaling comparable to Linux (true SMP) with lower overhead.
- Mutex implementation uses MCS locks (lock-free), avoiding global spinlocks.

Evaluating OSv on ARM64 is a promising direction for future work.

14) Implications for ARM64 Design: These findings directly influence our ARM64 unikernel design:

- Cooperative scheduling will be the default execution model, yielding after each inference or batch to guarantee low latency.
- Memory subsystem optimizations (huge pages, cache-aware allocation) will be prioritized to further reduce jitter.
- NEON SIMD will be used analogously to AVX2; we will develop micro-architecture specific kernels for Cortex-A cores.
- SMP support is deferred to a later phase, as the current single-core cooperative model already delivers superior latency for edge workloads. However, we will explore OSv or native Unikraft with `uksmp` for future multi-core variants.

The full benchmarking framework, including source code, raw results, and analysis scripts, is available in the `unikernel` branch of the project repository. All results and plotted graphs are at https://github.com/Piyush2005-code/MiniOS/tree/unikernel/results.

D. Critical Analysis and Lessons Learned

1) Assumptions vs. Reality: Several initial assumptions proved optimistic:

- **Toolchain Simplicity**: We assumed cross-compilation for ARM64 bare-metal would be straightforward. In practice, crafting correct linker scripts and startup code required deep study of the ARM architecture and the toolchain's inner workings. This delayed Sprint 2 by about one week.
- **QEMU Fidelity**: We expected QEMU's timing behavior to approximate real hardware. However, cache and interrupt latencies are not accurately modeled, making performance projections unreliable. Consequently, we now treat QEMU as a functional simulator only and plan to obtain physical hardware for timing validation.
- **ONNX Parsing Complexity**: The effort to parse even a subset of ONNX operators was underestimated. The protobuf dependency and graph validation logic are nontrivial; we have therefore deferred full ONNX support to Sprint 4 and will start with a hand-crafted test graph.

2) Challenges Encountered:

- **Debugging Bare-Metal Code**: Without an operating system, traditional debuggers are unavailable. We relied on UART prints and QEMU's GDB stub, which, while functional, is slower than native debugging. This has slowed development of the bootloader.
- **Hardware Variation**: ARM64 implementations differ in cache architecture, supported features, and peripheral addresses. Writing portable HAL code requires careful use of architecture features and compile-time conditionals.
- **Protocol Design Trade-offs**: The CRC-8 used in the UART protocol is lightweight but provides only basic error detection. For production use, a stronger CRC (e.g., CRC-16) might be necessary, but we prioritized simplicity for the initial implementation.

3) Refinements to Original Plan: Based on these experiences, we have adjusted our approach:

- **Simplified Memory Management**: Instead of full tensor lifetime analysis, we will first implement a simple bump allocator and later add reuse optimizations.

- **Incremental ONNX Support**: We will begin with a single test model (e.g., a small CNN) and hardcode the graph structure, then gradually generalize to a parser.
- **Extended Timeline**: We added a sixth sprint as a buffer to accommodate unforeseen delays.

4) Lessons Learned:

1) **Start Simple**: Early attempts to implement sophisticated features delayed progress. Simplified implementations provided working systems faster.
2) **Emulation First**: QEMU enables faster development cycles than physical hardware, despite timing limitations.
3) **Documentation Matters**: Well-documented code and design decisions reduce knowledge loss and onboarding time.
4) **Realistic Estimation**: Embedded systems development takes longer than application-level programming; account for hardware interaction complexity.
5) **Continuous Testing**: The test harness for UART caught off-by-one errors early, demonstrating the value of unit tests even in bare-metal contexts.

E. Traceability Matrix

Table X shows which functional requirements from SRS Version 2.0 are satisfied by the completed UART implementation and ongoing bootloader work. Additional requirements will be addressed in future sprints.

TABLE X: Traceability of Requirements to Implemented Components

Requirement ID	Description	Status
FR-001	ARM64 processor initialization	Ongoing (bootloader)
FR-002	MMU configuration	Ongoing (bootloader)
FR-003	Cache management	Ongoing (bootloader)
FR-004	Interrupt handling	Ongoing (bootloader)
FR-005	Timer services	Ongoing (bootloader)
FR-021	Minimal interface for graph input via UART	Completed (UART protocol)
FR-022	Output inference results via UART	Completed (UART protocol)
FR-023	Report system status and health metrics	Partially implemented (UART can carry status)
FR-024	Accept configuration parameters	Completed (UART protocol supports config commands)
FR-025	Validate all inputs for correctness	Completed (CRC and bounds checks)

V. Conclusion and Future Work

This report has presented the design methodology, technical trajectory, and actual progress toward developing an ML inference unikernel for ARM64 platforms. We have:

1) Defined the problem space and motivated the need for specialized inference systems, supported by quantitative data from literature.
2) Reviewed existing unikernel and ML inference solutions, identifying gaps that our approach addresses.
3) Detailed our architectural decisions, technology stack, and development methodology, including sprint planning and risk management.
4) Described the evolution of UML diagrams and how they informed design choices.
5) Reported completed work: a fully implemented and tested UART communication protocol, aligned with SRS Version 2.0, and ongoing bootloader development.
6) Provided a traceability matrix linking requirements to implemented components.
7) Conducted a comprehensive benchmarking study comparing Unikraft unikernels with Linux VMs, revealing substantial operational advantages and an optimization roadmap.
8) Critically analyzed assumptions, challenges, and lessons learned, leading to refinements in our plan.

The project has established a solid foundation with the communication layer and is now positioned to tackle memory management and graph processing. All code is publicly available in the GitHub repository.

Future Work:

- Complete the bootloader to provide a stable runtime environment, including full MMU setup with device memory attributes and interrupt handling.
- Implement the static memory allocator with tensor lifetime analysis (Sprint 3).
- Develop the ONNX parser and dependency analyzer for a subset of operators (Sprint 4).
- Integrate components and demonstrate end-to-end inference on a simple model (e.g., MNIST) using QEMU.
- Port to physical hardware (Raspberry Pi 4) and characterize performance, including boot time, inference latency, and memory footprint.
- Apply optimization techniques identified in the roadmap (huge pages, custom allocators, NEON SIMD) and measure improvements.
- Extend operator support and optimize kernels for common layers.

With these steps, we aim to deliver a functional ML inference unikernel that meets the predictability and efficiency goals outlined in the SRS, leveraging the unique advantages of unikernel architecture.

Acknowledgments

The authors thank Dr. Romi Banerjee and our TA Sumeet S Patil for guidance throughout the project progress and for valuable feedback on requirements analysis and architectural decisions. The codes for the implementation of UART Protocol has been written for the general purpose use, the part for the bootloader was taken as a reference from [11]. The comments are AI generated for documentation purposes; the Ideation and Architecture part is researched while the code for the rapid testing of latencies were generated for gaining faster insights on the current frameworks in use, having the code reviewed at least once.

REFERENCES

[1] A. Madhavapeddy et al., "Unikernels: Library operating systems for the cloud," in *Proc. ASPLOS*, 2013, pp. 461–472.

[2] D. E. Williams, "Unikernel Monitors: Extending Minimalism Outside of the Box," in *8th USENIX HotCloud*, 2016.

[3] A. Kivity et al., "OSv—optimizing the operating system for virtual machines," in *USENIX ATC*, 2014, pp. 61–72.

[4] ARM Limited, *ARM Architecture Reference Manual ARMv8*, ARM DDI 0487G.a, 2023.

[5] ARM Limited, *ARM NEON Programmer's Guide*, ARM DEN 0018D, 2023.

[6] R. Wilhelm et al., "The worst-case execution-time problem—overview of methods and survey of tools," *ACM Trans. Embed. Comput. Syst.*, vol. 7, no. 3, pp. 1–53, May 2008.

[7] S. Liu et al., "A survey on security of machine learning systems: Attacks, defenses and evaluation," *arXiv:2103.05345*, 2021.

[8] F. Manco et al., "My VM is lighter (and safer) than your container," in *Proc. SOSP*, 2017, pp. 218–233.

[9] A. Agache et al., "Firecracker: Lightweight virtualization for serverless applications," in *NSDI*, 2020, pp. 419–434.

[10] A. S. Tanenbaum and A. S. Woodhull, *Operating Systems: Design and Implementation*, 3rd ed. Pearson, 2006.

[11] The Official OSDev wiki having extensive Documentation for *OS development*. https://wiki.osdev.org/Raspberry_Pi_Bare_Bones

APPENDIX: UML DIAGRAMS



Fig. 5: Component Diagram: System architecture showing core components and their interactions. The ML Inference Unikernel consists of Kernel Core, ML Runtime, Resource Management, and I/O Interfaces.



Fig. 6: Deployment Diagram: System deployment context showing the unikernel running on ARM64 edge hardware, communicating with remote ML clients through network infrastructure.



Fig. 7: Use Case Diagram: System interactions showing how different actors (Remote ML Client, System Administrator) interact with the unikernel through use cases like submitting models, requesting inference, and monitoring performance.



Fig. 8: Activity Diagram: Operational workflow showing the sequence of activities from boot to inference execution, including model validation, planning, execution, and result delivery.



Fig. 9: Class Diagram: Object relationships showing the main classes in the system including Unikernel, HardwareAbstractionLayer, MemoryManager, ONNXParser, GraphOptimizer, StaticScheduler, ExecutionEngine, PerformanceMonitor, and CommunicationInterface.



Fig. 10: Sequence Diagram: Execution flow showing the sequence of interactions between Client, Network, Unikernel, Scheduler, Executor, and Hardware during inference execution.



Fig. 11: Timing Diagram: Temporal relationships during inference execution showing the sequence of events (t0-t5) from request to response with end-to-end latency measurement.