

# yosys-examples user manual

<b>Title</b>	yosys-examples (Verilog projects for simulation and synthesis)
<b>Author</b>	Nikolaos Kavvadias countbits example based on work by Guy Eschemann
<b>Contact</b>	<a href="mailto:nikolaos.kavvadias@gmail.com">nikolaos.kavvadias@gmail.com</a>
<b>Website</b>	<a href="http://www.nkavvadias.com">http://www.nkavvadias.com</a>
<b>Release Date</b>	13 April 2020
<b>Version</b>	0.0.2
<b>Rev. history</b>	
<b>v0.0.2</b>	2020-04-13 Update for yosys-0.7 and iverilog-0.10. Avoid duplication of the cell library.
<b>v0.0.1</b>	2016-02-28 First version.

## 1. Introduction

This is a collection of Verilog (mostly) projects. Icarus Verilog (<http://iverilog.icarus.com>) is used for simulation and YOSYS (0.10 and 0.7 tested, respectively) from <http://clifford.at/yosys/> for logic synthesis.

## 2. Setup

First edit the `setup.sh` script to set the Icarus Verilog path (`IVERILOG_PATH`) and the path to the YOSYS binary (`YOSYS_PATH`) to the correct location for your setup. The script is located in the top-level directory.

Then source the script:

```
$ source setup.sh
```

## 3. Run

To run the simulation and the logic synthesis process for the supplied benchmarks, use the `run.sh` script from the top-level directory:

```
$ ./run.sh
```